

### **BMI323**

# Small, versatile 6DoF sensor module



#### **BMI323 Datasheet**

Document revision 1.4

Document release date January 30th 2024

Document number BST-BMI323-DS000-10

Sales part numbers 0 273 017 028

Notes Data and descriptions in this document are subject to change without notice.

Product photos and pictures are for illustration purposes only and may differ from the

real product appearance.

#### 1 **Basic Description**

The BMI323 is a highly integrated, low power inertial measurement unit (IMU) that combines precise acceleration and angular rate (gyroscopic) measurement with intelligent on-chip motion-triggered interrupt features. The BMI323 integrates

- a 16 bit digital, triaxial accelerometer with range configurable to  $\pm 2\,\mathrm{g}, \pm 4\,\mathrm{g}, \pm 8\,\mathrm{g}, \pm 16\,\mathrm{g}$
- a 16 bit digital, triaxial gyroscope with range configurable to  $\pm 125^{\circ}$ /s,  $\pm 250^{\circ}$ /s,  $\pm 500^{\circ}$ /s,  $\pm 1000^{\circ}$ /s and  $\pm 2000^{\circ}$ /s
- a 16 bit digital temperature sensor for an operating temperature range -40 °C ... +85 °C

#### **Key Features**

- Compact standard size 2.5 × 3 mm<sup>2</sup> LGA overmold package, 14 pins, height 0.83 mm
- Primary digital interface with 10 MHz SPI slave (4-wire, 3-wire), 12.5 MHz I3C and up to 1 MHz I2C (Fm+)
- Sample rates (ODR): 0.78125 Hz ... 6.4 kHz (nominal)
- Programmable low-pass filtering
- Wide power supply range: analog VDD 1.71 V ... 3.63 V and VDDIO 1.08 V ... 3.63 V, both independent
- Built-in power management unit (PMU) for advanced power management and low power modes
- Rapid startup time: 2.5 ms for accelerometer and gyroscope (fast start mode)
- < 1 ms group delay</p>
- 2 KB on-chip FIFO data buffer for accelerometer, gyroscope, temperature, and sensor timestamps
- Fast offset error compensation for accelerometer and gyroscope
- Gyroscope: fast sensitivity error compensation for the gyroscope (max. sensitivity error < 1)</li>
- Hardware synchronization of accelerometer, gyroscope and temperature ( $< 1 \mu s$ )
- Sensor time stamps for accurate system (host) and sensor (IMU) time synchronization (< 40 \(\mu\)s)</li>
- Two independent programmable I/O pins for interrupt and synchronization events
- On-chip interrupt engine and integrated smart features for always-on applications (e.g. activity, action, and gesture recognition) using the IMU ultra-low power domain
  - motion detection,
  - step detector
  - plug 'n' play step counter
  - orientation and flat detection
  - single tap, double tap, and triple tap detection
- Feature set can be optimized for wearable, hearable and mobile applications via API
- RoHS compliant, halogen and lead free

### **Table of contents**

1	Basic	: Description	2
2	Spec	ification	8
3	Abso	lute Maximum Ratings	13
4	Quick	k Start Guide	14
5	Func	tional Description and Features	20
	5.1	System Configurations	. 20
	5.2	Block Diagram	. 20
	5.3	Supply Voltage and Power Management	. 20
	5.4	Power On Reset and Device Initialization	. 20
	5.5	Power Operation Modes	. 21
	5.6	Sensor Output	
		5.6.1 Accelerometer	
		5.6.2 Gyroscope	. 23
		5.6.3 Further Sensor Data	
		5.6.4 Configuration Changes	. 26
	5.7	FIFO Data Buffering	. 26
		5.7.1 Frames	
		5.7.2 Conditions and Details	
		5.7.3 FIFO Buffer Interrupts	
		5.7.4 FIFO Buffer Flush	
	5.8	Advanced Features	
		5.8.1 Global Configuration	
		5.8.2 Any-motion Detection and Motion Detect	
		5.8.4 Significant Motion Detection	
		5.8.5 Step Counter and Step Detection	
		5.8.6 Flat Detection	
		5.8.7 Orientation Detection	
		5.8.8 Tap Detection	. 44
		5.8.9 Tilt Detection	. 48
	5.9	General Interrupt Signalling Configuration	. 50
	5.10	Auto-operation mode change	. 51
	5.11	Axis Re-mapping and Sign Inversion	. 52
	5.12	User offset and sensitivity error update	. 53
	5.13	Self Calibration (CRT)	. 54
	5.14	Self Test	. 56
	5.15	I3C Timing Control	. 57

	5.16	Device Status	59
	5.17	Soft Reset	59
6	Memo	ory Map	60
	6.1	Register Map Description	61
	6.2	Extended Register Map Description	141
7	Digita	al Interfaces	198
	7.1	Electrical Specification	198
	7.2	Digital Interface Protocols 7.2.1 Protocol Selection 7.2.2 Common specifications 7.2.3 SPI Protocol 7.2.4 I3C Protocol	198 199 199
	7.3	Digital communication	209
8	Pin O	out and Connection Diagrams	210
	8.1	Pin Out	210
	8.2	Connection Diagrams	. 211
9	Packa	age	214
	9.1	Sensing Axis Orientation	214
	9.2	Dimensions	216
	9.3	Landing Pattern Recommendation	217
	9.4	Marking	218
	9.5	Soldering Guidelines	219
	9.6	Handling Instructions	220
	9.7	Environmental Safety	221
10	Legal	l Disclaimer	222
11	Docu	ment History and Modifications	223

## List of figures

Figure 1:	Device communication test	. 14
Figure 2:	Device initialization status test	. 15
Figure 3:	Configure the device for I3C communication	. 16
Figure 4:	Configure the accelerometer in low power operation mode	. 17
Figure 5:	Configure the accelerometer and gyroscope in normal operation mode	. 18
Figure 6:	Configure the accelerometer and gyroscope in high performance operation mode	. 18
Figure 7:	Block Diagram	. 20
Figure 8:	Effectiveness of configuration changes related to sample rate	. 26
Figure 9:	Enable the feature engine	. 29
Figure 10:	Motion detect / Any-motion detection	. 31
Figure 11:	Stationary detect / No-motion detection	. 32
Figure 12:	Significant motion interrupt detection behavior for walking use-case	. 34
Figure 13:	Hysteresis and $\theta$ angle	. 37
Figure 14:	Positive hysteresis correspondence to $\theta$ angle	. 37
Figure 15:	Negative hysteresis correspondence to $\theta$ angle	. 38
Figure 16:	Definition of the default coordinate system with respect to pin 1 marker	. 39
Figure 17:	Angle-to-Orientation Mapping	. 40
Figure 18:	Hysteresis in the symmetrical mode	. 42
Figure 19:	Hysteresis in the high asymmetrical mode	. 43
Figure 20:	Hysteresis in the low asymmetrical mode	. 43
Figure 21:	Reporting of tap gesture for EXT.TAP_1.wait_for_timeout = 0b0	. 46
Figure 22:	Reporting of tap gesture for EXT.TAP_1.wait_for_timeout = 0b1	. 47
Figure 23:	Functional behavior of tilt detection	. 49
Figure 24:	Sequence to perform the axis re-mapping and sign version	. 52
Figure 25:	Self-Calibration Start Sequence	. 55
Figure 26:	Self-Calibration Abortion Sequence	. 56
Figure 27:	Conditions for I3C Sample Rate (ODR) Configuration Errors	. 58
Figure 28:	Data transfer to and from the extended register	140
Figure 29:	SPI timing diagram	200
Figure 30:	Multiple word write with the SPI protocol (4-wire)	200
Figure 31:	Multiple word read with the SPI protocol (4-wire)	200
Figure 32:	Multiple word write with the SPI protocol (3-wire)	201
Figure 33:	Multiple word read with the SPI protocol (3-wire)	201
Figure 34:	I2C timing diagram	207
Figure 35:	Post-Write Access Timing Constraints	209
Figure 36:	Pin-out: top view	210
Figure 37:	Pin-out: bottom view	210
Figure 38:	4-wire SPI connection	212
Figure 39:	3-wire SPI connection	212
Figure 40:	I3C connection	213
Figure 41:	I <sup>2</sup> C connection	213
Figure 42:	Definition of the sensing axes orientation for the raw device	214
Figure 43:	Definition of the sensing axes orientation within a device	215
Figure 44:	Dimensions from top and side view	216

List of tables  Table 1: Basic electrical parameter specification	Figure 45:	Dimensions from bottom view	216
Table 1:         Basic electrical parameter specification         8           Table 2:         Operating conditions for the accelerometer         9           Table 3:         Performance characteristics of the accelerometer         9           Table 4:         Mechanical characteristics of the accelerometer         10           Table 6:         Operating conditions for the gyroscope         10           Table 6:         Performance characteristics of the gyroscope         11           Table 7:         Mechanical characteristics of the gyroscope         11           Table 9:         Absolute maximum ratings.         12           Table 9:         Absolute maximum ratings.         13           Table 10:         Power operation modes.         21           Table 9:         Absolute maximum ratings.         13           Table 11:         Accelerometer group delay in high performance mode         22           Table 12:         ASIC Internal filter settings for low-power operation mode         23           Table 13:         Gyroscope group delay in high performance mode         24           Table 14:         Temperature sensor sample rate fit         25           Table 15:         Resolution and update rate of the sensor time         26           Table 16:         Grder and size of sources to the	Figure 46:	Landing pattern	217
Table 1:         Basic electrical parameter specification         8           Table 2:         Operating conditions for the accelerometer         9           Table 3:         Performance characteristics of the accelerometer         9           Table 4:         Mechanical characteristics of the accelerometer         10           Table 6:         Operating conditions for the gyroscope         10           Table 6:         Performance characteristics of the gyroscope         11           Table 7:         Mechanical characteristics of the gyroscope         11           Table 9:         Absolute maximum ratings.         12           Table 9:         Absolute maximum ratings.         13           Table 10:         Power operation modes.         21           Table 9:         Absolute maximum ratings.         13           Table 11:         Accelerometer group delay in high performance mode.         21           Table 12:         ASIC Internal filter settings for low-power operation mode         23           Table 13:         Gyroscope group delay in high performance mode         24           Table 14:         Temperature sensor sample rate fit         25           Table 15:         Resolution and update rate of the sensor time         26           Table 16:         Grder and size of sources to the			
Table 1:         Basic electrical parameter specification         8           Table 2:         Operating conditions for the accelerometer         9           Table 3:         Performance characteristics of the accelerometer         9           Table 4:         Mechanical characteristics of the accelerometer         10           Table 6:         Operating conditions for the gyroscope         10           Table 6:         Performance characteristics of the gyroscope         11           Table 7:         Mechanical characteristics of the gyroscope         11           Table 9:         Absolute maximum ratings.         12           Table 9:         Absolute maximum ratings.         13           Table 10:         Power operation modes.         21           Table 9:         Absolute maximum ratings.         13           Table 11:         Accelerometer group delay in high performance mode         22           Table 12:         ASIC Internal filter settings for low-power operation mode         23           Table 13:         Gyroscope group delay in high performance mode         24           Table 14:         Temperature sensor sample rate fit         25           Table 15:         Resolution and update rate of the sensor time         26           Table 16:         Grder and size of sources to the			
Table 2:         Operating conditions for the accelerometer         9           Table 3:         Performance characteristics of the accelerometer         9           Table 4:         Mechanical characteristics of the accelerometer         10           Table 5:         Operating conditions for the gyroscope         10           Table 6:         Performance characteristics of the gyroscope         11           Table 7:         Mechanical characteristics of the gyroscope         11           Table 8:         Characteristics of the temperature sensor         12           Table 9:         Absolute maximum ratings         13           Table 10:         Power operation modes         21           Table 11:         Accelerometer group delay in high performance mode         22           Table 13:         Gyroscope group delay in high performance mode         23           Table 14:         Temperature sensor sample rate fy         25           Table 15:         Resolution and update rate of the sensor time         26           Table 15:         Resolution and update rate of the sensor time         26           Table 16:         Order and size of sources to the FIFO data buffer         27           Table 17:         FIFO Data Description         27           Table 19:         Overview of supported sa	List of t	tables	
Table 3:Performance characteristics of the accelerometer9Table 4:Mechanical characteristics of the accelerometer10Table 5:Operating conditions for the gyroscope11Table 6:Performance characteristics of the gyroscope11Table 7:Mechanical characteristics of the gyroscope11Table 8:Characteristics of the temperature sensor12Table 9:Absolute maximum ratings13Table 10:Power operation modes21Table 11:Accelerometer group delay in high performance mode22Table 12:ASIC internal filter settings for low-power operation mode23Table 13:Gyroscope group delay in high performance mode23Table 14:Temperature sensor sample rate $f_T$ 25Table 15:Resolution and update rate of the sensor time26Table 16:Order and size of sources to the FIFO data buffer27Table 17:FIFO Data Description27Table 18:Signature of dummy frames in the FIFO data buffer28Table 19:Overview of supported sample rates per feature in the low power operation mode30Table 20:Configuration parameters of the significant motion35Table 21:Register value correspondence to $\theta$ in degrees36Table 22:Blocking mode options for flat detection38Table 23:Upside/Downside Definition41Table 24:Upside/Downside Definition41Table 27:Upside/Downside Definition41Ta	Table 1:	Basic electrical parameter specification	8
Table 4:         Mechanical characteristics of the accelerometer.         10           Table 5:         Operating conditions for the gyroscope.         10           Table 7:         Mechanical characteristics of the gyroscope.         11           Table 8:         Characteristics of the temperature sensor.         12           Table 9:         Absolute maximum ratings.         13           Table 10:         Power operation modes.         21           Table 11:         Accelerometer group delay in high performance mode         22           Table 13:         Gyroscope group delay in high performance mode         23           Table 14:         Temperature sensor sample rate f₁         25           Table 14:         Temperature sensor sample rate f₁         25           Table 15:         Resolution and update rate of the sensor time         26           Table 16:         Order and size of sources to the FIFO data buffer         27           Table 17:         FIFO Data Description         27           Table 18:         Signature of dummy frames in the FIFO data buffer         28           Table 19:         Overview of supported sample rates per feature in the low power operation mode         30           Table 20:         Configuration parameters of the significant motion         35           Table 22:	Table 2:	Operating conditions for the accelerometer	9
Table 5:         Operating conditions for the gyroscope.         10           Table 6:         Performance characteristics of the gyroscope.         11           Table 7:         Mechanical characteristics of the gyroscope.         11           Table 8:         Characteristics of the temperature sensor.         12           Table 10:         Power operation modes.         21           Table 11:         Accelerometer group delay in high performance mode.         22           Table 12:         ASIC internal filter settings for low-power operation mode         23           Table 13:         Gyroscope group delay in high performance mode.         24           Table 14:         Temperature sensor sample rate fr         25           Table 15:         Resolution and update rate of the sensor time.         26           Table 16:         Order and size of sources to the FIFO data buffer         27           Table 17:         FIFO Data Description         27           Table 18:         Signature of dummy frames in the FIFO data buffer         28           Table 19:         Overview of supported sample rates per feature in the low power operation mode         30           Table 20:         Engister value correspondence to Ø in degrees         36           Table 21:         Register value correspondence to Ø in degrees         36	Table 3:	Performance characteristics of the accelerometer	9
Table 6:       Performance characteristics of the gyroscope       11         Table 7:       Mechanical characteristics of the gyroscope       11         Table 8:       Characteristics of the temperature sensor.       12         Table 10:       Power operation modes       21         Table 11:       Accelerometer group delay in high performance mode       22         Table 12:       ASIC internal filter settings for low-power operation mode       23         Table 13:       Gyroscope group delay in high performance mode       24         Table 14:       Temperature sensor sample rate f₁       25         Table 15:       Resolution and update rate of the sensor time       26         Table 16:       Order and size of sources to the FIFO data buffer       27         Table 17:       FIFO Data Description       27         Table 18:       Signature of dummy frames in the FIFO data buffer       28         Table 19:       Overview of supported sample rates per feature in the low power operation mode       30         Table 21:       Register value correspondence to θ¹ in degrees       36         Table 22:       Blocking mode options for flat detection       38         Table 23:       Orientation Mode Selection       40         Table 24:       High Asymmetrical Mode       41 </td <td>Table 4:</td> <td>Mechanical characteristics of the accelerometer</td> <td> 10</td>	Table 4:	Mechanical characteristics of the accelerometer	10
Table 7:       Mechanical characteristics of the gyroscope       11         Table 8:       Characteristics of the temperature sensor       12         Table 9:       Absolute maximum ratings       13         Table 11:       Accelerometer group delay in high performance mode       21         Table 12:       ASIC internal flitter settings for low-power operation mode       23         Table 13:       Gyroscope group delay in high performance mode       23         Table 14:       Temperature sensor sample rate f₁       25         Table 15:       Resolution and update rate of the sensor time       26         Table 16:       Order and size of sources to the FIFO data buffer       27         Table 18:       Signature of dummy frames in the FIFO data buffer       27         Table 18:       Signature of dummy frames in the FIFO data buffer       28         Table 19:       Overview of supported sample rates per feature in the low power operation mode       30         Table 20:       Configuration parameters of the significant motion       35         Table 21:       Register value correspondence to θ in degrees       36         Table 22:       Blocking mode options for flat detection       38         Table 23:       Orientation Mode Selection       40         Table 25:       High Asymmetrica	Table 5:	Operating conditions for the gyroscope	10
Table 7:       Mechanical characteristics of the gyroscope       11         Table 8:       Characteristics of the temperature sensor       12         Table 9:       Absolute maximum ratings       13         Table 11:       Accelerometer group delay in high performance mode       21         Table 12:       ASIC internal flitter settings for low-power operation mode       23         Table 13:       Gyroscope group delay in high performance mode       23         Table 14:       Temperature sensor sample rate f₁       25         Table 15:       Resolution and update rate of the sensor time       26         Table 16:       Order and size of sources to the FIFO data buffer       27         Table 18:       Signature of dummy frames in the FIFO data buffer       27         Table 18:       Signature of dummy frames in the FIFO data buffer       28         Table 19:       Overview of supported sample rates per feature in the low power operation mode       30         Table 20:       Configuration parameters of the significant motion       35         Table 21:       Register value correspondence to θ in degrees       36         Table 22:       Blocking mode options for flat detection       38         Table 23:       Orientation Mode Selection       40         Table 25:       High Asymmetrica	Table 6:	Performance characteristics of the gyroscope	11
Table 8:         Characteristics of the temperature sensor.         12           Table 9:         Absolute maximum ratings.         13           Table 10:         Power operation modes.         21           Table 11:         Accelerometer group delay in high performance mode.         22           Table 12:         ASIC internal filter settings for low-power operation mode.         23           Table 13:         Gyroscope group delay in high performance mode.         24           Table 14:         Temperature sensor sample rate f.f.         25           Table 15:         Resolution and update rate of the sensor time.         26           Table 16:         Order and size of sources to the FIFO data buffer         27           Table 18:         Signature of dummy frames in the FIFO data buffer         28           Table 19:         Overview of supported sample rates per feature in the low power operation mode         30           Table 20:         Configuration parameters of the significant motion         35           Table 21:         Register value correspondence to θ in degrees         36           Table 22:         Blocking mode options for flat detection         38           Table 23:         Vigental mode         40           Table 24:         Symmetrical mode         41           Table 25: <td>Table 7:</td> <td></td> <td></td>	Table 7:		
Table 10: Power operation modes       21         Table 11: Accelerometer group delay in high performance mode       .22         Table 12: ASIC internal filter settings for low-power operation mode       .23         Table 13: Gyroscope group delay in high performance mode       .24         Table 14: Temperature sensor sample rate f₁       .25         Table 15: Resolution and update rate of the sensor time       .26         Table 16: Order and size of sources to the FIFO data buffer       .27         Table 17: FIFO Data Description       .27         Table 18: Signature of dummy frames in the FIFO data buffer       .28         Table 19: Overview of supported sample rates per feature in the low power operation mode       .30         Table 20: Configuration parameters of the significant motion       .35         Table 21: Register value correspondence to ∂ in degrees       .36         Table 22: Blocking mode options for flat detection       .38         Table 23: Orientation Mode Selection       .40         Table 24: Symmetrical mode       .41         Table 25: High Asymmetrical Mode       .41         Table 26: Low Asymmetrical Mode       .41         Table 29: Hysteresis in the symmetrical mode       .41         Table 30: Hysteresis in the high asymmetrical mode       .42         Table 31: Blocking mode options for orientation detecti	Table 8:		
Table 10: Power operation modes       21         Table 11: Accelerometer group delay in high performance mode       .22         Table 12: ASIC internal filter settings for low-power operation mode       .23         Table 13: Gyroscope group delay in high performance mode       .24         Table 14: Temperature sensor sample rate f₁       .25         Table 15: Resolution and update rate of the sensor time       .26         Table 16: Order and size of sources to the FIFO data buffer       .27         Table 17: FIFO Data Description       .27         Table 18: Signature of dummy frames in the FIFO data buffer       .28         Table 19: Overview of supported sample rates per feature in the low power operation mode       .30         Table 20: Configuration parameters of the significant motion       .35         Table 21: Register value correspondence to ∂ in degrees       .36         Table 22: Blocking mode options for flat detection       .38         Table 23: Orientation Mode Selection       .40         Table 24: Symmetrical mode       .41         Table 25: High Asymmetrical Mode       .41         Table 26: Low Asymmetrical Mode       .41         Table 29: Hysteresis in the symmetrical mode       .41         Table 30: Hysteresis in the high asymmetrical mode       .42         Table 31: Blocking mode options for orientation detecti	Table 9:	Absolute maximum ratings	13
Table 11: Accelerometer group delay in high performance mode.         22           Table 12: ASIC internal filter settings for low-power operation mode.         23           Table 13: Gyroscope group delay in high performance mode.         24           Table 14: Temperature sensor sample rate f₁         25           Table 15: Resolution and update rate of the sensor time.         26           Table 16: Order and size of sources to the FIFO data buffer.         27           Table 17: FIFO Data Description.         27           Table 18: Signature of dummy frames in the FIFO data buffer.         28           Table 19: Overview of supported sample rates per feature in the low power operation mode.         30           Table 20: Configuration parameters of the significant motion.         35           Table 21: Register value correspondence to Θ in degrees.         36           Table 22: Blocking mode options for flat detection.         38           Table 23: Orientation Mode Selection.         40           Table 24: Symmetrical Mode.         41           Table 25: High Asymmetrical Mode.         41           Table 26: Low Asymmetrical Mode.         41           Table 27: Upside/Downside Definition         41           Table 28: Hysteresis in the symmetrical mode.         42           Table 30: Hysteresis in the low asymmetrical mode.         42      <	Table 10:	_	
Table 12: ASIC internal filter settings for low-power operation mode23Table 13: Gyroscope group delay in high performance mode24Table 14: Temperature sensor sample rate $f_T$ 25Table 15: Resolution and update rate of the sensor time26Table 16: Order and size of sources to the FIFO data buffer27Table 17: FIFO Data Description27Table 18: Signature of dummy frames in the FIFO data buffer28Table 19: Overview of supported sample rates per feature in the low power operation mode30Table 20: Configuration parameters of the significant motion35Table 21: Register value correspondence to $\Theta$ in degrees36Table 22: Blocking mode options for flat detection38Table 23: Orientation Mode Selection40Table 25: High Asymmetrical mode41Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 29: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the low asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options parameters of the tap detector48Table 32: Configuration parameters of the tap detector48Table 33: Advanced feature mapping to signalling channel50Table 36: Register map overview61Table 37: Extended register map overview61Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198		•	
Table 13: Gyroscope group delay in high performance mode.24Table 14: Temperature sensor sample rate $f_T$ 25Table 15: Resolution and update rate of the sensor time.26Table 16: Order and size of sources to the FIFO data buffer27Table 17: FIFO Data Description27Table 18: Signature of dummy frames in the FIFO data buffer28Table 19: Overview of supported sample rates per feature in the low power operation mode30Table 20: Configuration parameters of the significant motion35Table 21: Register value correspondence to $\Theta$ in degrees36Table 22: Blocking mode options for flat detection38Table 23: Orientation Mode Selection40Table 24: Symmetrical mode40Table 25: High Asymmetrical Mode41Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 29: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode41Table 30: Hysteresis in the high asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Advanced feature mapping indices50Table 36: Register map overview50Table 36: Register map overview15Table 37: Extended register map overview161Table 39: Electrical specification of the digital interface198			
Table 14: Temperature sensor sample rate $f_T$ 25Table 15: Resolution and update rate of the sensor time26Table 16: Order and size of sources to the FIFO data buffer27Table 17: FIFO Data Description27Table 18: Signature of dummy frames in the FIFO data buffer28Table 19: Overview of supported sample rates per feature in the low power operation mode30Table 20: Configuration parameters of the significant motion35Table 21: Register value correspondence to $\theta$ in degrees36Table 22: Blocking mode options for flat detection38Table 23: Orientation Mode Selection40Table 24: Symmetrical mode40Table 25: High Asymmetrical Mode41Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 28: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 35: Advanced feature mapping to signalling channel50Table 36: Register map overview61Table 37: Extended register map overview61Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 15: Resolution and update rate of the sensor time       26         Table 16: Order and size of sources to the FIFO data buffer       27         Table 17: FIFO Data Description       27         Table 18: Signature of dummy frames in the FIFO data buffer       28         Table 19: Overview of supported sample rates per feature in the low power operation mode       30         Table 20: Configuration parameters of the significant motion       35         Table 21: Register value correspondence to θ in degrees       36         Table 22: Blocking mode options for flat detection       38         Table 23: Orientation Mode Selection       40         Table 24: Symmetrical mode       40         Table 25: High Asymmetrical Mode       41         Table 26: Low Asymmetrical Mode       41         Table 27: Upside/Downside Definition       41         Table 28: Hysteresis in the symmetrical mode       41         Table 30: Hysteresis in the high asymmetrical mode       42         Table 31: Blocking mode options for orientation detection       44         Table 32: Configuration parameters of the tap detector       48         Table 33: Interrupt mapping to signalling channel       50         Table 34: Interrupt mapping to signalling channel       50         Table 35: Advanced feature mapping indices       52			
Table 16: Order and size of sources to the FIFO data buffer       27         Table 17: FIFO Data Description       27         Table 18: Signature of dummy frames in the FIFO data buffer       28         Table 19: Overview of supported sample rates per feature in the low power operation mode       30         Table 20: Configuration parameters of the significant motion       35         Table 21: Register value correspondence to θ in degrees       36         Table 22: Blocking mode options for flat detection       38         Table 23: Orientation Mode Selection       40         Table 24: Symmetrical mode       40         Table 25: High Asymmetrical Mode       41         Table 26: Low Asymmetrical Mode       41         Table 27: Upside/Downside Definition       41         Table 28: Hysteresis in the symmetrical mode       41         Table 29: Hysteresis in the high asymmetrical mode       42         Table 30: Hysteresis in the low asymmetrical mode       42         Table 31: Blocking mode options for orientation detection       44         Table 32: Configuration parameters of the tap detector       48         Table 33: Configuration parameters of the tilt detector       50         Table 34: Interrupt mapping to signalling channel       50         Table 35: Advanced feature mapping indices       52		·	
Table 17: FIFO Data Description       27         Table 18: Signature of dummy frames in the FIFO data buffer       28         Table 19: Overview of supported sample rates per feature in the low power operation mode       30         Table 20: Configuration parameters of the significant motion       35         Table 21: Register value correspondence to θ in degrees       36         Table 22: Blocking mode options for flat detection       38         Table 23: Orientation Mode Selection       40         Table 24: Symmetrical mode       40         Table 25: High Asymmetrical Mode       41         Table 26: Low Asymmetrical Mode       41         Table 27: Upside/Downside Definition       41         Table 28: Hysteresis in the symmetrical mode       41         Table 29: Hysteresis in the high asymmetrical mode       42         Table 30: Hysteresis in the low asymmetrical mode       42         Table 31: Blocking mode options for orientation detection       44         Table 32: Configuration parameters of the tap detector       48         Table 33: Configuration parameters of the tilt detector       50         Table 34: Interrupt mapping to signalling channel       50         Table 35: Advanced feature mapping indices       52         Table 36: Register map overview       61         Table 37: Extended			
Table 18: Signature of dummy frames in the FIFO data buffer28Table 19: Overview of supported sample rates per feature in the low power operation mode30Table 20: Configuration parameters of the significant motion35Table 21: Register value correspondence to $\Theta$ in degrees36Table 22: Blocking mode options for flat detection38Table 23: Orientation Mode Selection40Table 24: Symmetrical mode40Table 25: High Asymmetrical Mode41Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 28: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tap detector48Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview61Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 19: Overview of supported sample rates per feature in the low power operation mode.30Table 20: Configuration parameters of the significant motion.35Table 21: Register value correspondence to $\Theta$ in degrees.36Table 22: Blocking mode options for flat detection.38Table 23: Orientation Mode Selection.40Table 24: Symmetrical mode.40Table 25: High Asymmetrical Mode .41Table 26: Low Asymmetrical Mode .41Table 27: Upside/Downside Definition.41Table 28: Hysteresis in the symmetrical mode.41Table 29: Hysteresis in the high asymmetrical mode.42Table 30: Hysteresis in the low asymmetrical mode.42Table 31: Blocking mode options for orientation detection.44Table 32: Configuration parameters of the tap detector.48Table 33: Configuration parameters of the tap detector.48Table 34: Interrupt mapping to signalling channel.50Table 35: Advanced feature mapping indices.52Table 36: Register map overview.61Table 37: Extended register map overview.61Table 38: Pin mapping of the digital interface.198Table 39: Electrical specification of the digital interface.198		·	
Table 20: Configuration parameters of the significant motion35Table 21: Register value correspondence to ∂ in degrees36Table 22: Blocking mode options for flat detection38Table 23: Orientation Mode Selection40Table 24: Symmetrical mode40Table 25: High Asymmetrical Mode41Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 28: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tap detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 21: Register value correspondence to $\Theta$ in degrees36Table 22: Blocking mode options for flat detection38Table 23: Orientation Mode Selection40Table 24: Symmetrical mode40Table 25: High Asymmetrical Mode41Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 28: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview61Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 22: Blocking mode options for flat detection38Table 23: Orientation Mode Selection40Table 24: Symmetrical mode40Table 25: High Asymmetrical Mode41Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 28: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview61Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 23: Orientation Mode Selection40Table 24: Symmetrical mode40Table 25: High Asymmetrical Mode41Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 28: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview61Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 24:Symmetrical mode40Table 25:High Asymmetrical Mode41Table 26:Low Asymmetrical Mode41Table 27:Upside/Downside Definition41Table 28:Hysteresis in the symmetrical mode41Table 29:Hysteresis in the high asymmetrical mode42Table 30:Hysteresis in the low asymmetrical mode42Table 31:Blocking mode options for orientation detection44Table 32:Configuration parameters of the tap detector48Table 33:Configuration parameters of the tilt detector50Table 34:Interrupt mapping to signalling channel50Table 35:Advanced feature mapping indices52Table 36:Register map overview61Table 37:Extended register map overview61Table 38:Pin mapping of the digital interface198Table 39:Electrical specification of the digital interface198			
Table 25: High Asymmetrical Mode41Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 28: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 26: Low Asymmetrical Mode41Table 27: Upside/Downside Definition41Table 28: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 27: Upside/Downside Definition41Table 28: Hysteresis in the symmetrical mode41Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 28: Hysteresis in the symmetrical mode.41Table 29: Hysteresis in the high asymmetrical mode.42Table 30: Hysteresis in the low asymmetrical mode.42Table 31: Blocking mode options for orientation detection.44Table 32: Configuration parameters of the tap detector.48Table 33: Configuration parameters of the tilt detector.50Table 34: Interrupt mapping to signalling channel.50Table 35: Advanced feature mapping indices.52Table 36: Register map overview.61Table 37: Extended register map overview.141Table 38: Pin mapping of the digital interface.198Table 39: Electrical specification of the digital interface.198			
Table 29: Hysteresis in the high asymmetrical mode42Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 30: Hysteresis in the low asymmetrical mode42Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 31: Blocking mode options for orientation detection44Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 32: Configuration parameters of the tap detector48Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 33: Configuration parameters of the tilt detector50Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 34: Interrupt mapping to signalling channel50Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198		·	
Table 35: Advanced feature mapping indices52Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 36: Register map overview61Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 37: Extended register map overview141Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 38: Pin mapping of the digital interface198Table 39: Electrical specification of the digital interface198			
Table 39: Electrical specification of the digital interface			
Table 40. I Totocol Selection for the Digital interface			
	1401C 4U:	1 TOLOGO TOLOGUIO II TOLOGUIO II TURE DIBURI II TUR	T33

Table 41:	Serial interface timings	199
Table 42:	SPI timings	199
Table 43:	I3C provisional identifier	202
Table 44:	I3C Single-Word Write Operation	203
Table 45:	I3C Multi-Word Write Operation	203
Table 46:	I3C Single-Word Read Operation (Non-Repeated)	203
Table 47:	I3C Multi-Word Read Operation (Non-Repeated)	204
Table 48:	I3C In-band Interrupt Mandatory Byte Payload	204
Table 49:	Supported I3C Common Command Codes	205
Table 50:	I2C timings	206
Table 51:	I2C Single-Word Write Operation	207
Table 52:	I2C Multi-Word Write Operation	208
Table 53:	I2C Single-Word Read Operation (with Repeated Start)	208
Table 54:	I2C Single Byte Read Operation (with Repeated Start)	208
Table 55:	I2C Multi-Word Read Operation	209
Table 56:	Pin-out and pin connections	211
Table 57:	Output value corresponding to device orientation	215
	Change log	

### 2 Specification

This chapter provides the specifications for the BMI323. Minimum values and maximum values are provided for standard distributed quantities as  $\pm 3\sigma$ . Unless stated otherwise, the specifications provide the characteristics for a nominal supply voltage of  $V_{\rm DD}$  =  $V_{\rm DDIO}$  = 1.8V either at an ambient temperature of  $T_{\rm A}$  = 25°C or, if the characteristic is specified with respect to temperature, for the performance temperature range  $T_{\rm P}$  from  $-10^{\circ}$ C to  $+70^{\circ}$ C.

Table 1 provides the electrical characteristics for the device.

Table 1: Basic electrical parameter specification

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply voltage core domain	$V_{ m DD}$		1.71	1.8	3.63	V
Supply voltage I/O domain	$V_{ m DDIO}$		1.08	1.2	3.63	V
Voltage input low level	$V_{ m IL}$	SPI, I <sup>2</sup> C & I3C			0.3· <i>V</i> <sub>DDIO</sub>	V
Voltage input high level	V <sub>IH</sub>	SPI, I <sup>2</sup> C & I3C	0.7·V <sub>DDIO</sub>			V
Voltage output low level	$V_{ m OL}$	SPI			0.2· <i>V</i> <sub>DDIO</sub>	V
Voltage output high level	V <sub>OH</sub>	SPI	0.8· V <sub>DDIO</sub>			V
		A+G suspend mode		15		
Current		$A_{\text{only}}$ low power mode, $f_{A,\text{lp}} = 25\text{Hz}$		45		
consumption	I <sub>DD</sub>	$A_{only}$ high performance mode, $f_{A,hp}$ = max		145		$\mu$ A
		A+G high performance mode, $f_{A,hp} = f_{G,hp} = max$		790		
		A+G normal mode, $f_{A,nm} = f_{G,nm} = max$		690		
		A+G low power mode, $f_{A,lp} = f_{G,lp} = 25Hz$		390		
Power on time	$\Delta t_{ m PO}$	Time from supply "on" to serial I/F operational		1.5		ms
Operating temperature	T <sub>A</sub>		-40		+85	°C
Accuracy of the output data rate	$\Delta f_{\rm A} = \Delta f_{\rm G} = \Delta f_{\rm T}$	Any mode with gyroscope enabled in any mode			1.7	%
	$\Delta f_{\mathrm{A,hp,T}}$	full $T_{ m P}$ range, ${ m A}_{ m only}$ mode, high performance mode			2	%
	$\Delta f_{\mathrm{G,hp,T}}$	full $T_{\rm P}$ range, combo mode, high performance mode		0.0037		<u>%</u> K

The Tables 2, 3 and 4 provide the operating conditions for the accelerometer and the related performance and mechanical characteristics.

Table 2: Operating conditions for the accelerometer

Parameter	Symbol	Condition	Min	Тур	Max	Units
	$a_{\mathrm{FS}}$	Selectable via serial digital interface		±2		
Acceleration range				±4		σ
Acceleration range				±8		g
				±16		
Start-up time	$t_{\rm A,SU}$	suspend to high performance		2		ms
		mode $f_{A,.}$ = max				

Table 3: Performance characteristics of the accelerometer

Parameter	Symbol	Condition	Min	Тур	Max	Units
Resolution				16		bit
		$a_{\rm FS}$ = 2 $g$		16384		
Soncitivity	$S_{\rm A}$	$a_{\rm FS}$ = 4 $g$		8192		LSB
over temperature	$\mathcal{S}_{A}$	a <sub>FS</sub> = 8g		4096		g
		$a_{\rm FS}$ = 16 $g$		2048		
Sensitivity error	S <sub>A,err,8g</sub>	soldered, over life time		±0.5		%
Sensitivity error change	$\frac{\Delta S_{A,err,8g}}{\Delta T}$	full $T_{\rm P}$ range, best fit		±0.005		<u>%</u> K
over temperature	(TCS <sub>A</sub> )	straight line				K
Zero-g offset	O <sub>A</sub>	soldered		±35		mg
	$O_{ m A,life}$	soldered, over life time		±50		mg
Zero-g offset change	$\frac{\Delta O_{\rm A}}{\Delta T}$	full $T_{\rm P}$ range, best fit		±0.3		mg K
over temperature	(TCO <sub>A</sub> )	straight line				K
Noise density	$n_{\rm A,density}$	High performance mode, range 8g		180		$\frac{\mu g}{\sqrt{\mathrm{Hz}}}$
Nonlinearity error	$S_{ m A,NL}$	best fit straight line, $a_{FS} = 2g$		0.1		%FS
Output data rate	$f_{A,hp}, f_{A,n}$	High performance and normal mode	12.5		6400	Hz
	$f_{ m A,lpm}$	Low-power mode	0.78125		400	
	B <sub>A=12.5Hz</sub>	•		6.2		
	$B_{A=25Hz}$			12.4		
	B <sub>A=50Hz</sub>			24.7		
D =	B <sub>A=100Hz</sub>			49.4		
Bandwidth (BW) in high	B <sub>A=200Hz</sub>	$0$ Hz $\leq f \leq f_{3}$ dB-cutoff of the		98.8		II.
performance and normal	B <sub>A=400Hz</sub>	accelerometer, $B_A = \frac{1}{2}f_A$		198		— Hz
mode	B <sub>A=800Hz</sub>	-		393		
	B <sub>A=1600Hz</sub>			674		
	B <sub>A=3200Hz</sub>			1181		
	B <sub>A=6400Hz</sub>			1677		

Table 4: Mechanical characteristics of the accelerometer

Parameter	Symbol	Condition	Min	Тур	Max	Units
Cross axis sensitivity:	$S_{A,YX}$ ,	Non-orthogonality among		±0.3		%
Non-orthogonality	$S_{A,ZX}$ ,	axes, evaluated as lower				
	$S_{A,ZY}$	triangular matrix				
Cross axis sensitivity:	$\alpha_{\rm A}$ , $\beta_{\rm A}$ , $\gamma_{\rm A}$	Relative to package		±0.5		0
Alignment error		outline				
Zero-g offset over PCB	O <sub>A,bending</sub>	soldered <sup>1</sup>		±0.016		$\frac{mg}{\mu strain}$
strain						<i>p.</i>

The Tables 5, 6 and 7 provide the operating conditions for the gyroscope and the corresponding performance and mechanical characteristics.

Table 5: Operating conditions for the gyroscope

Parameter	Symbol	Condition	Min	Тур	Max	Units
				±125		
		Selectable via serial		±250		
Angular rate range	$\omega_{ ext{FS}}$	digital interface $\pm 500$ $\pm 1000$ $\pm 2000$		±500		°/s
				±2000		
Start-up time	t <sub>G,SU</sub>	suspend to high		30		ms
		performance mode,				
		$f_{A,hp}$ = max including filter				
		settling				

 $<sup>^{1}</sup>$ Determined with a sample of 5 devices.

Table 6: Performance characteristics of the gyroscope

Parameter	Symbol	Condition	Min	Тур	Max	Units
Resolution				16		bit
		$\omega_{\mathrm{FS}}$ = 2000 $^{\circ}/\mathrm{s}$		16.384		
		$\omega_{\mathrm{FS}}$ = 1000°/s		32.768		
Sensitivity	$S_{ m G}$	$\omega_{\mathrm{FS}}$ = 500°/s		65.536		LSB °/s
		$\omega_{\mathrm{FS}}$ = 250°/s		131.072		7
		$\omega_{\mathrm{FS}}$ = 125°/s		262.144		
Sensitivity error	$S_{G,err}$	soldered, over life time,		±0.7		%
Sensitivity error		after self-calibration				70
	$S_{ m G,err,SC}$	soldered, over life time,		±3		
		without self-calibration				
Sensitivity error	$\frac{\Delta S_{G,err}}{\Delta T}$	$T_{ m P}$ range, best fit straight		±0.02		% K
change over	(TCS <sub>G</sub> )	line				
temperature						
Zero rate offset	O <sub>G,over-life</sub>	Soldered, over life time		±1		°/s
Zero rate offset	$\frac{\Delta O_{\rm G, over-life}}{\Delta T}$	$T_{\rm P}$ range, best fit straight		±0.04		°/s K
change over	$(TCO_G)$	line				
temperature						
Noise density	n <sub>G,density</sub>	High performance mode		0.007		$\frac{\circ/s}{\sqrt{Hz}}$
Nonlinearity error	$S_{ m G,NL}$	best fit straight line,		0.15		%
•	Give	$\omega_{\mathrm{FS}}$ = 2000°/s				
	t t	High performance and	12.5		6400	
Output Data Rate	$f_{G,hp}, f_{G,n}$	normal mode	12.5		0400	Hz
	f	Low-power mode	0.78125		400	<del> </del>
	f <sub>G,lpm</sub>	Low-power mode	0.76125	6.2	400	
	$B_{G=12.5 \mathrm{Hz}}$ $B_{G=25 \mathrm{Hz}}$	_		12.4		
	$B_{G=50Hz}$	-		24.7		
	$B_{G=100Hz}$	-		49.4		
Bandwidth in high	$B_{\text{G=200Hz}}$	$0Hz \le f \le f_{3dB-cutoff} \text{ of the }$		98		
performance and	$B_{G=400Hz}$	gyroscope, $B_G = \frac{1}{2} f_G$		190	+	— Hz
normal mode	$B_{G=800Hz}$			345		
	$B_{G=1600Hz}$			450		
	$B_{G=3200Hz}$	_		531		
	$B_{G=6400Hz}$	-		563		
	<b>□</b> G=6400HZ			1 000		

Table 7: Mechanical characteristics of the gyroscope

Parameter	Symbol	Condition	Min	Тур	Max	Units
Cross axis sensitivity:	$S_{G,YX}$ ,	Non-orthogonality among		±0.3		%
Non-orthogonality	$S_{G,ZX}$ ,	axes, evaluated as lower				
	$S_{G,ZY}$	triangular matrix				
Cross axis sensitivity:	$\alpha_{\rm G}$ , $\beta_{\rm G}$ ,	Relative to package		±0.5		0
Alignment error	$\gamma_{ m G}$	outline				
Zero-rate offset over	$O_{G, bending}$	soldered <sup>2</sup>		±1.1		°/s mstrain
PCB strain						motium
Zero rate offset error,	$O_{\mathrm{G},g}$	Gravitation (1g) parallel			0.1	°/s
gravitation induced		to each main axis				

Table 8 provides the temperature sensor related characteristics.

Table 8: Characteristics of the temperature sensor

Parameter	Symbol	Condition	Min	Тур	Max	Units
Resolution				16		bits
Measurement Range	$T_{ m S}$		-41		87	°C
Output at 23°C				0		LSB
Sensitivity	$S_{\mathrm{T}}$			512		LSB K
Temperature offset	O <sub>T</sub>	After soldering		±3	±4	K
Temperature sensitivity error		After soldering, $T_{ m P}$		2	4.5	%
	$f_{T,G}, f_{T,combo}$	Any power operation mode			50	
Output Data Rate		with gyroscope in high				Hz
		performance mode or				
		normal mode				
	$f_{ m T,other}$	Any power operation mode			12.5	
		with gyroscope either				
		disabled, in low power				
		mode or drive only enabled				
	$f_{\mathrm{T,A-only,lp}}$	Accelerometer in low power			6.25	
		mode, gyroscope disabled				

<sup>&</sup>lt;sup>2</sup>Determined with a sample of 5 devices.

### 3 Absolute Maximum Ratings

Stress above limits stated in Table 9 may cause damage to the device. Exceeding the specified limits may affect the reliability of the device or can cause malfunction.

Table 9: Absolute maximum ratings

Parameter	Condition	Min	Max	Units
Voltage at Supply Pin	$V_{ m DD}$ Pin	-0.3	4	V
voitage at Supply Fill	$V_{ m DDIO}$ Pin	-0.3	4	V
Voltage at any Logic Pin	Non-Supply Pin-out	-0.3	$V_{ m DDIO}$ + 0.3 and $<$	V
			4	
Passive Storage	≤ <b>65</b> %rH	-50	150	°C
Temperature Range				
OTP Non-Volatile	T = 85°C	10		у
Memory Data Retention				
	MIL-STD-883K Method		10000	g
Mechanical Shock	2002.5, Condition E			
	MIL-STD-883K-2 Method		20000	g
	2002.5, Condition F			
	Free fall onto hard		pass	-
	surfaces 6x 1m & 3x 2m			
	HBM at any pin		2000	
ESD	JESD22-A114F (class 2)			V
	CDM		500	
	JESD22-C101E (class			
	C2)			
	MM		200	
	JESD22-A115			

#### 4 Quick Start Guide

The purpose of this section is to provide developers, who want to start working with the device, with some very basic hands-on examples to get started for an application. Before starting the test, the device has to be properly connected to the host and powered up. For more information about it, please find details in Chapters 7 and 8.2.

**Notes on the Serial Interface Support** The communication between application processor and the device will happen over one of the interfaces I3C, I<sup>2</sup>C or SPI. Each register read operation includes the following number of inserted dummy bytes before the payload:

- I2C: 2
- I3C: 2
- SPI: 1

For simplicity the dummy bytes are not shown in the examples below. For more information about the interfaces and the protocol selection, see Chapter 7.

The device is configured for suspend mode after Power On Reset (POR) or soft reset. In this device operation mode, reading and writing to the registers is possible without requiring to switch the operation mode of the device.

**First Application Setup Example Procedures** After proper power up by applying the stable supply voltage to the corresponding device pins, the device enters automatically into the POR sequence. To ensure proper use of the device, certain configuration steps from the host are a mandatory prerequisite. The most typical operations will be explained in the following application examples by flow diagrams:

- 1. Testing communication and initializing the device
  - **a.** Reading the chip identifier to ensure correct communication. The default serial interface configuration is I3C and I2C. One initial dummy read configures it to SPI.




Figure 1: Device communication test

#### b. Checking the correct initialization status




Figure 2: Device initialization status test

#### 2. Configuring the device for I3C communication

Note: for the I3C read operation, two dummy bytes are inserted when reading from registers. For example, in order to read the chip identifier in register 0x00, in total 4 bytes must be read with a burst. The first 2 bytes are dummy bytes, the second two bytes are the chip id register word value where only the least significant byte is valid for the chip id. For more details refer to Section 7.2.4.

About how to issue ENTDAA(0x07) or SETDASA(0x87) command, please refer to MIPI  $I3C^{SM}$  Specification. As an example, the SETDASA command shown below in Fig. 3.




Figure 3: Configure the device for I3C communication

**3.** Configuring the device for low power mode: Setting the data processing parameters for power, bandwidth and range followed by reading sensor data




Figure 4: Configure the accelerometer in low power operation mode

**4.** Configuring the device for normal power mode: Setting the data processing parameters for power, bandwidth and range followed by reading sensor data




Figure 5: Configure the accelerometer and gyroscope in normal operation mode

**5.** Configuring the device for performance mode Setting the data processing parameters for power, bandwidth and range followed by reading sensor data




Figure 6: Configure the accelerometer and gyroscope in high performance operation mode

The device has many more capabilities that are described in this document and include FIFO data **Further Steps:** buffering, power saving modes, synchronization capabilities with the host processor, sample/data synchronization, etc.

Notes on the Data Protocol The host operates the device through the register map with 8-bit addressing to 16-bit data. Data is retrieved from the device by sending one address byte and then reading the required number of dummy bytes followed by two bytes for each register file to be read. If only the least significant byte of an register file is needed, only the first byte has to be read and the second one will be discarded automatically by the device. Data is written to the device by sending one address byte followed two bytes for each register file to be updated. Note: if only one byte is sent, the device will discard the received data and not update the targeted register file. If an odd number of bytes is sent, the device will discard the last received byte and not update the last targeted register file.

For more information about the data protocol and the register map including its special addresses, please refer to the Chapters 6 and 7.

### 5 Functional Description and Features

This section contains references to the registers of the device. A detailed description of the registers including addresses, bit fields, and values is given in Chapter 6.

#### 5.1 System Configurations

The device includes the two sensors accelerometer and gyroscope. The accelerometer measures the direction and magnitude of the force applied to the sensor. In a free fall scenario, an accelerometer will report a vector of zeros. The gyroscope measures the rotational rate and is reporting a vector zeros when the device is at rest. In addition, the device includes as auxiliary sensor a temperature sensor. All samples are reported synchronously with a unique time value.

#### 5.2 Block Diagram

The Figure 7 details the signal view of the device from analog sensing through analog digital conversion, compensation, filtering and feature computation to the data and the protocol interfaces.




Figure 7: Block Diagram

#### 5.3 Supply Voltage and Power Management

The device has two distinct power supplies:

- the main power supply via the VDD pin with the corresponding GND pin, and
- the digital communication interface driven by a separate power supply via the VDDIO pin with the corresponding GNDIO pin.

There are no limitations with respect to the voltage levels supplied to the VDD and VDDIO pins as long as the absolute minimum and maximum ratings are met, respectively, see Chapter 3 and Section 7.1. Furthermore, the device can be completely switched off, that is VDD = 0 V, while keeping the VDDIO supply within the operating range or vice versa. If the VDDIO supply is switched off, all digital interface pins, that is CSB, SDX and SCX, must be kept close to GNDIO potential. The device is reset when the supply voltage provided to at least one of the supply pins VDD or VDDIO drops below the corresponding specified minimum values. No constraints exist for the minimum slew-rate of the voltage applied to the VDD and VDDIO pins.

#### 5.4 Power On Reset and Device Initialization

During Power on Reset (POR), the voltages VDD and VDDIO are ramped to their respective target levels. After the supply voltages reach their target levels, registers are accessible after the start-up time. After every power on reset or soft reset, the device enters the suspend power operation mode. All registers of the device can be read and written without switching the device operation mode.

#### 5.5 Power Operation Modes

The main power operation modes of the device are:

- Suspend mode: lowest possible power consumption, while the device still maintains its configuration. All device registers are accessible at full digital interface speed, see Section 7.1
- Low power mode: motion sensing at lowest possible power consumption
- High performance mode: motion sensing at maximum performance

Table 10 below shows the required configurations for these power operation modes.

Typical current consumption  $\mu {f A}$ ACC\_CONF.acc\_mode GYR\_CONF.gyr\_mode 0b000 0b000 15 Suspend mode 45<sup>3</sup> 0b011 0b000 Accel only Low power mode Gyro only 0b000 0b011  $355^{4}$ IMU 0b011 0b011  $390^{34}$ Accel only 0b111 0b000 145<sup>3</sup> High performance Gyro only 0b000 0b111 690<sup>4</sup> mode<sup>5</sup> 0b111 0b111 790<sup>34</sup> IMU Accel only 0b100 0b000  $110^{3}$ Normal mode<sup>5</sup> Gyro only 0b000 0b100 650<sup>4</sup> 690<sup>34</sup> IMU 0b100 0b100

Table 10: Power operation modes

The power state of the device is controlled through the configuration of the accelerometer, the gyroscope and the feature engine. The registers ACC\_CONF.acc\_mode, GYR\_CONF.gyr\_mode and FEATURE\_CTRL.engine\_en enable and disable the accelerometer, the gyroscope, the temperature sensor and the feature engine. The registers ACC\_CONF.acc\_mode and GYR\_CONF.gyr\_mode control directly the power state of the sensors. When setting a new configuration, the start-up time of the sensor depends on the prior configuration of the sensor. The performance of the new device configuration does not depend on the prior device configuration.

The sensor characteristics and performance is controlled for the accelerometer via the registers ACC\_CONF.acc\_range, ACC\_CONF.acc\_bw and ACC\_CONF.acc\_avg\_num and for the register GYR\_CONF.gyr\_range, GYR\_CONF.gyr\_bw and GYR\_CONF.gyr\_avg\_num. This means, that the selected filtering configuration for accelerometer and gyroscope influences the noise power and the latency of the acceleration and angular rate, respectively. In all configurations, register settings as well as FIFO data are retained.

**ACC\_CONF.acc\_mode and GYR\_CONF.gyr\_mode** settings are used to enable and disable the accelerometer, gyroscope and temperature sensing of the device depending on the chosen power mode. After Power on Reset (POR)

<sup>&</sup>lt;sup>5</sup>The high performance power operation mode is the preferred continuous power operation mode with specification as stated in 2.

 $<sup>^3\</sup>mbox{Depends}$  on the accelerometer configuration in ACC\_CONF.

<sup>&</sup>lt;sup>4</sup>Depends on the gyroscope configuration in GYR\_CONF.

and soft reset, all sensors of the device are per default disabled. The temperature sensor is automatically enabled and disabled with the either accelerometer or the gyroscope being enabled or disabled. For operation of the device after enabling a sensor, please check before disabling a sensor for the availability of the corresponding sample ready (DRDY) event either by polling the corresponding register or configuring the corresponding interrupt(s). In case the sample ready event is not available after the start-up time for each sensor, the user should check the content of ERR\_REG.fatal\_err. For the gyroscope, the timeout until an error will be reported in ERR\_REG.fatal\_err is max 350 ms. Please note, that a user should check that no error is reported in ERR\_REG.fatal\_err before enabling a sensor.

#### 5.6 Sensor Output

The sensor outputs the three signals acceleration, angular rate and temperature along with the time of the device when the sensors captured the samples. A burst read on the register set of data output from the sensors always provides self contained and therefore consistent values for acceleration, angular rate, temperature and sensor time.

#### 5.6.1 Accelerometer

The three dimensional acceleration data is provided with 16 bits width in two's complement representation. The 16 bits of each axis are available within one 16 bit wide register from ACC\_DATA\_X to ACC\_DATA\_Z. Reading byte-wise the 16 bit acceleration data registers always returns first the least significant byte, then the most significant byte. The default value for each axis is invalid value with 0x8000. Note: the accelerometer axis can be re-mapped affecting the actual content of ACC\_DATA\_X, ACC\_DATA\_Y and ACC\_DATA\_Z. If the device detects an overflow in the signal path, the saturation of acceleration values in the data registers and the FIFO data buffer is reported for each axis individually with SAT\_FLAGS.satf\_acc\_x, SAT\_FLAGS.satf\_acc\_y, and SAT\_FLAGS.satf\_acc\_z.

**Accelerometer Power Operation Modes** ACC\_CONF.acc\_mode enables the accelerometer with desired power modes or disables the accelerometer. After power-on and soft-reset, the accelerometer is disabled with 0b000. The temperature sensor is automatically enabled and disabled in conjunction the accelerometer with characteristics depending on the accelerometer power mode and, if the gyroscope is enabled, also depending on the gyroscope power mode.

**Accelerometer Range Settings** The measurement range of the accelerometer can be configured to the ranges 2g, 4g, 8g and 16g. After power up and soft reset, the range is per default range 8g.

Accelerometer Data Processing in High Performance Mode and Normal Mode These two modes can be enabled by setting ACC\_CONF.acc\_mode to Oband self-test 111 for high performance mode and Ob100 for normal mode. The data processing for this mode is configured using ACC\_CONF.acc\_bw. The rate of data available to the host (ODR) can be configured in one of ten different valid ODR configurations going from 12.5 Hz up to 6400 Hz through ACC\_CONF.acc\_odr. Sample rates less than 12.5 Hz are only supported in low power mode. Note: ACC\_CONF.acc\_avg\_num has no effect in these modes.

In this power mode, the accelerometer data is output continuously at equidistant points in the time defined by the accelerometer output data rate parameter ACC\_CONF.acc\_odr.

The filtering of the acceleration in these modes is configurable through ACC\_CONF.acc\_bw to either 0b0 for ODR/2 or 0b1 for ODR/4. The filter modes influence the characteristics of the low pass filter applied to the signal, in particular the 3 dB cutoff frequency, the noise suppression, and the group delay. The group delay induced by a filter setting is provided in Table 11. The cut-off frequencies corresponding to the sample rates and filtering are stated in Table 3. The default is 0b0 for ODR/2. Note: the filter settings have no effect when the synchronous timing control mode of I3C is enabled.

Table 11: Accelerometer group delay in high performance mode

Sample rate [Hz]	12.5	25	50	100	200	400	800	1600	3200	6400
Group delay (typ.) [ms]	45.9	23.2	11.8	6.09	3.24	1.82	0.95	0.63	0.47	0.39

Accelerometer Data Processing in Low Power Mode This modes can be enabled by setting ACC\_CONF.acc\_mode to 0b011 for low power mode. The data processing for this mode is configured using ACC\_CONF.acc\_avg\_num. The rate of signal available to the host (ODR) can be configured as one of ten different valid sample rate configurations from 0.78 Hz up to 400 Hz through ACC\_CONF.acc\_odr. Sample rates greater than 400 Hz are only supported in normal and high performance mode<sup>5</sup>.

In this power mode, the accelerometer alternates between an idle phase, where no measurements are performed, and an active phase, where data is acquired. The data output to the host is the average of all samples acquired during the active phase. The number of averaged samples is configured through ACC\_CONF.acc\_avg\_num. A larger number of averaged samples will result in a lower noise level of the signal. Since the active phase is increased, the power consumption will also rise. The period for changing between active and idle mode, also known as duty cycle period, is determined automatically by the value configured through ACC\_CONF.acc\_odr and ACC\_CONF.acc\_avg\_num. Valid combinations for these two configurations stated in Table 12. Note: these filter settings have no effect in the time control synchronous mode of I3C is enabled.

ODR, Hz	Internal specification of post-processing by averaging										
	64	64 32 16 8 4, 2, 1									
400	N	N	N	Y	Υ						
200	N	N	Y	Y	Y						
100	N	Y	Y	Y	Y						
50	Y	Y	Y	Y	Υ						
25 0.78	Y	Υ	Y	Y	Υ						

Table 12: ASIC internal filter settings for low-power operation mode

Accelerometer Data Ready Notification The host or another device can be notified about the availability of a new set of sampled data from the accelerometer is available in the registers ACC\_DATA\_X to ACC\_DATA\_Z either

- indirectly by polling the status of the accelerometer data ready in STATUS.drdy\_acc, or
- directly by an interrupt raised on one of the two (physical) interrupt pins of the in-band-interrupt (IBI) feature of I3C.

Direct notification by an interrupt allows a low latency read of data. To enable the data ready interrupt, please map it via INT\_MAP2.acc\_drdy\_int to the desired interrupt interface with 0b01 to the INT1 pin, 0b10 to the INT2 pin or 0b11 to the I3C-IBI. Latching of the interrupt status is configurable via INT\_CONF.int\_latch. In non-latched mode, the interrupt is cleared automatically after 1/6400 Hz. If this automatic clearance is not desired, please configure the latched mode for interrupts, see Section 5.9. In the latched mode, if acknowledgement of interrupts is desired, the flag INT\_STATUS\_INT1. int1\_acc\_drdy, INT\_STATUS\_INT2.int2\_acc\_drdy or INT\_STATUS\_IBI.ibi\_acc\_drdy has to be cleared by reading the status register depending on the mapping of the interrupt to an interrupt interface. The flag STATUS.drdy\_acc is cleared when any of the registers ACC\_DATA\_X to ACC\_DATA\_Z is read.

Note: a data ready interrupt raised through the INT1 or INT2 pin allows an estimation of the real sample rate when the interrupt data line is also linked to an automatically latched high frequency and high resolution timer on the receiver side of the interrupt.

#### 5.6.2 Gyroscope

The three dimensional angular rate data is provided with 16 bits width in two's complement representation. The 16 bits of each axis are available within one 16 bit wide register from GYR\_DATA\_X to GYR\_DATA\_Z. Reading byte-wise the 16 bit gyroscope data registers always returns first the least significant byte, then the most significant byte. The default value for each axis is invalid value with 0x8000. Note: the gyroscope axis can be re-mapped affecting the actual content of GYR\_DATA\_X, GYR\_DATA\_Y and GYR\_DATA\_Z. If the device detects an overflow in the signal path, the saturation of angular rate values in the data registers and the FIFO data buffer is reported for each axis individually with SAT\_FLAGS. satf\_gyr\_x, SAT\_FLAGS.satf\_gyr\_y, and SAT\_FLAGS.satf\_gyr\_z.

**Gyroscope Power Operation Modes** GYR\_CONF.gyr\_mode enables the gyroscope with desired power modes or disables the gyroscope. Per default, the gyroscope is disabled with 0b000. The temperature sensor is automatically enabled and disabled in conjunction with the gyroscope with characteristics depending only the gyroscope power mode. As long as the gyroscope is enabled, the temperature sensor power operation mode is not dependent on the accelerometer power mode, see sub-section 5.6.3.

**Gyroscope Range Settings** The measurement range of the gyroscope can be configured to the ranges  $125^{\circ}/s$ ,  $250^{\circ}/s$ ,  $500^{\circ}/s$ ,  $1000^{\circ}/s$  and  $2000^{\circ}/s$ . After power up and soft reset, the default range is  $2000^{\circ}/s$ .

**Gyroscope Data Processing in High Performance Mode and Normal Mode** These two modes can be enabled by setting GYR\_CONF.gyr\_mode to 0b111 for high performance mode and 0b100 for normal mode<sup>5</sup>. The data processing for this mode is configured using GYR\_CONF.gyr\_bw. The rate of signal available to the host (ODR) can be configured in one of ten different valid sample rate configurations starting at 12.5 Hz up to 6400 Hz. Sample rates less than 12.5 Hz are only supported in low power mode. Note: GYR\_CONF.gyr\_avg\_num has no effect in these modes.

In this power mode, the gyroscope data is output continuously at equidistant points in the time defined by the gyroscope output data rate parameter GYR\_CONF.gyr\_odr.

The filtering of the angular rate in these modes is configurable through GYR\_CONF.gyr\_bw to either 0b0 for ODR/2 or 0b1 for ODR/4. The filter modes influence the characteristics of the low pass filter applied to the signal, in particular the 3 dB cutoff frequency, the noise suppression, and the group delay. The group delay induced by a filter setting is provided in Table 13. The cut-off frequencies corresponding to the sample rates and filtering are stated in Table 6. The default is 0b0 for ODR/2. Note: the filter settings have no effect in the time control synchronous mode of I3C is enabled.

Table 13: Gyroscope group delay in high performance mode

Sample rate [Hz]	12.5	25	50	100	200	400	800	1600	3200	6400
Group delay (typ.) [ms]	46.4	23.7	12.3	6.57	3.72	2.30	1.43	1.11	0.95	0.88

**Gyroscope Data Processing in Low Power Mode** This modes can be enabled by setting GYR\_CONF.gyr\_mode to 0b011 for low power mode. The data processing for this mode is configured using GYR\_CONF.gyr\_avg\_num. The rate of data available to the host (ODR) can be configured as one of ten different valid ODR configurations from 0.78 Hz up to 400 Hz. Sample rates greater than 400 Hz are only supported in normal and high performance mode<sup>5</sup>.

In this power mode, the gyroscope alternates between an idle phase, where no measurements are performed, and an active phase, where data is acquired. The data output to the host is the average of all samples acquired during the active phase. The number of averaged samples is configured through GYR\_CONF.gyr\_avg\_num. A larger number of averaged samples will result in a lower noise level of the signal. Since the active phase is increased, the power consumption will also rise. The period for changing between active and idle mode, also known as duty cycle period, is determined automatically by the value configured through GYR\_CONF.gyr\_odr and GYR\_CONF.gyr\_avg\_num. Valid combinations for these two configurations are the same as stated for the accelerometer in Table 12 in Subsection 5.6.1. Note: these filter settings have no effect in the time control synchronous mode of I3C is enabled.

**Gyroscope Data Ready Notification** The host or another device can be notified about the availability of a new set of sampled data from the gyroscope is available in the registers GYR\_DATA\_X to GYR\_DATA\_Z either

- indirectly by polling the status of the gyroscope data ready in STATUS.drdy\_gyr, or
- directly by an interrupt raised on one of the two (physical) interrupt pins of the in-band-interrupt (IBI) feature of I3C.

Direct notification by an interrupt allows a low latency read of data. To enable the data ready interrupt, please map it via INT\_MAP2.gyr\_drdy\_int to the desired interrupt interface with 0b01 to the INT1 pin, 0b10 to the INT2 pin or 0b11 to the I3C-IBI. Latching of the interrupt status is configurable via INT\_CONF.int\_latch. In non-latched mode, the interrupt is cleared automatically after \(^{1}\)6400 Hz. If this automatic clearance is not desired, please configure the latched mode for

interrupts, see Section 5.9. In the latched mode, if acknowledgement of interrupts is desired, the flag INT\_STATUS\_INT1. int1\_gyr\_drdy, INT\_STATUS\_INT2.int2\_gyr\_drdy or INT\_STATUS\_IBI.ibi\_gyr\_drdy has to be cleared by reading the status register depending on the mapping of the interrupt to an interrupt interface. The flag STATUS.drdy\_gyr is cleared when any of the registers GYR\_DATA\_X to GYR\_DATA\_Z is read.

Note: a data ready interrupt raised through the INT1 or INT2 pin allows an estimation of the real sample rate when the interrupt data line is also linked to an automatically latched high frequency and high resolution timer on the receiver side of the interrupt.

#### 5.6.3 Further Sensor Data

**Temperature Sensor** The data from the temperature sensor is provided with 16 bits width in two's complement representation in the 16 bit wide register TEMP\_DATA. Reading byte-wise the 16 bit data registers always returns first the least significant byte, then the most significant byte. The range of the temperature sensor output is from  $-41 \,^{\circ}\text{C}$  to +87  $\,^{\circ}\text{C}$ .

The temperature sensor is automatically enabled with enabling either the accelerometer or the gyroscope. It is automatically disabled when both accelerometer and gyroscope are being disabled. The register contains the invalid value 0x8000 until the first temperature measurement is completed. The rate of data available to the host (ODR) depends on the hand on which sensors of the device are enabled and on the other hand to which power mode of a sensor is configured, see Table 14.

Operation mode combination	Min	Тур	Max	Unit
Accelerometer in high performance mode or	12.5		12.5	
normal mode and gyroscope disabled or in fast				
start-up mode				
Accelerometer in low power mode and gyroscope	$f_{ m A,low}$	-power	6.25	Hz
disabled or in fast start-up mode				112
Gyroscope in high performance mode or normal	50	•••	50	
mode and accelerometer disabled				
Gyroscope in low power mode and accelerometer	$f_{ m G,low}$	-power	12.5	
disabled				
Accelerometer and gyroscope in any of high	50		50	
performance mode or normal mode				
Accelerometer in low power mode and gyroscope	50	•••	50	
in high performance mode or normal mode				
Gyroscope in low power mode and accelerometer	12.5		12.5	
in high performance mode or normal mode				
Accelerometer in low power mode and gyroscope	$\max \{f_{A,low-pow}\}$	$_{\text{ver}}, f_{\text{G,low-power}}$	12.5	
in low power mode				

Table 14: Temperature sensor sample rate  $f_{\rm T}$ 

Sensor Time The device provides the time of the sensors synchronized to any sample acquired from the accelerometer, gyroscope and temperature sensor. The value of the timer is provided with 32 bits width in the registers SENSOR\_TIME\_1 and SENSOR\_TIME\_0. The most significant word is stored in SENSOR\_TIME\_1 and the least significant word in SENSOR\_TIME\_0. The minimum increment of the timer is 39.0625 µs per LSB of SENSOR\_TIME\_0. A burst read on the registers always provides self contained and therefore consistent values. The sensor time will wrap around after approximately 11 hours and 39 minutes. Table 15 details the resolution and update rate of the bits in the sensor time register.

Bit m in SENSOR_TIME_1	31	30	29	28	27	26	25	24
Resolution [s]	res.	res.	20971.52	10485.76	5242.88	2621.44	1310.72	655.36
Sample Rate [Hz]								
Bit m in SENSOR_TIME_1	23	22	21	20	19	18	17	16
Resolution [s]	327.68	163.84	81.92	40.96	20.48	10.24	5.12	2.56
Sample Rate [Hz]								
Bit m in SENSOR_TIME_0	15	14	13	12	11	10	9	8
Resolution [ms]	1280	640	320	160	80	40	20	10
Sample Rate [Hz]	0.78125	1.5625	3.125	6.25	12.5	25	50	100
Bit m in SENSOR_TIME_0	7	6	5	4	3	2	1	0
Resolution [ $\mu$ s]	5000	2500	1250	625	312.5	156.25	78.125	39.0625
Sample Rate [Hz]	200	400	800	1600	3200	6400		

Table 15: Resolution and update rate of the sensor time

#### 5.6.4 Configuration Changes

If the configuration of the device in the registers ACC\_CONF or GYR\_CONF is altered while the sensors are enabled, the changes are not immediately applied to the sensors. The configuration becomes effective when a sampling event for the currently active ODR coincides with a sampling event for the newly requested ODR on the sensor time sampling grid. In the case where the currently active ODR equals the newly requested ODR, the configuration changes become effective at the next sampling event. This behavior is detailed in the Figure 8.




Figure 8: Effectiveness of configuration changes related to sample rate

#### 5.7 FIFO Data Buffering

The FIFO data buffer collects and stores data from selected sensors to minimize transfers between device and host. The device supports the following FIFO operating modes for the FIFO data buffer:

- Streaming mode:
  - Behaviour: overwrite oldest data on buffer full condition

- Configuration: set FIFO\_CONF.fifo\_stop\_on\_full to 0b0
- Stop-on-full mode:
  - Behaviour: discard newest data on buffer full condition
  - Configuration FIFO\_CONF.fifo\_stop\_on\_full to 0b1

The FIFO data buffer has a size of 2048 bytes. It can trigger the following interrupts to the host for the conditions of FIFO data buffer filled and FIFO data buffer watermark level reached, see details in section 5.7.3. The FIFO data buffer is enabled to store

- acceleration from the accelerometer with FIFO\_CONF.fifo\_acc\_en=0b1,
- angular rate from the gyroscope with FIFO\_CONF.fifo\_gyr\_en=0b1,
- temperature with FIFO\_CONF.fifo\_temp\_en set to 0b1, and
- sensor time with FIFO\_CONF.fifo\_time\_en set to 0b1.

The FIFO data buffer may be used in all power modes of the device to record data. No restrictions for reading the FIFO data buffer from the host apply.

#### 5.7.1 Frames

Order

1

2

3

4

Oscillator

The data is stored in the FIFO data buffer with frames. The frames have no header. The total width of a buffer frame depends on the signal sources configured for storage in the buffer. When the sources to be stored in the FIFO data buffer are set, the width one frame is constant until the configuration for sources to be stored in the FIFO is changed. Each source adds its own specific width to the total width of a frame. The order of sources for any possible configuration of a buffer frame is fixed, see Table 16. A lower ordering number of a source means that data appears prior in a buffer frame compared to a higher ordering number of a source. Disabled sources do not add any data to the buffer frame. Any change in configuration that have an impact on the width of a buffer frame or the order of sources within a frame causes an instant flush of the FIFO data buffer and a restart of storing signals with the new settings.

Size [words] Source **Description** Accelerometer 3 Acceleration with one 16bit word for each axis x, y and z Gyroscope 3 Angular rate with one 16bit word for each axis x, y and z Temperature as one 16bit word 1 Temperature sensor

Sensor time as one 16bit word

Table 16: Order and size of sources to the FIFO data buffer

Example: gyroscope, time, and acceleration is enabled, then the order within the buffer frame is (accel:gyro:time) The format of the fields in a FIFO data frame is stated in Table 17.

1

Table 17: FIFO Data Description

Frame Field	FIFO Data Description
Accelerometer	Same as configured in ACC_CONF.acc_range
Gyroscope	Same as configured in GYR_CONF.gyr_range
Temperature	See TEMP_DATA.temp_data
Sensortime	Same resolution as sensortime, see 5.6.3

Changes to the configuration of the FIFO data buffer can cause a flush of the buffer, see details in subsection 5.7.4. A change of the configuration of the sensor, e.g. measurement range, ODR, etc, will restart the signal processing in the device causing invalid data until the data path is settled. The invalid data is not inserted into the buffer frames and skipped automatically. Instead, to keep the width of a frame constant, special dummy-data is inserted. This dummy-data can also be used to distinguish frames with old and new settings in place. The dummy data has a fixed signature for each signal source as shown in Table 18.

Table 18: Signature of dummy frames in the FIFO data buffer

Word	Accelerometer	Gyroscope	Temperature
1	0x7f01	0x7f02	0x8000
2end	0x8000	0x8000	n/a

#### 5.7.2 Conditions and Details

**Enabling FIFO Data Buffering** The FIFO data buffer has to be enabled before enabling any sensor, that is the accelerometer or the gyroscope. If the FIFO data buffering was not enabled before and is needed in any low power mode, the device must be switched to high performance mode or normal mode to activate then the FIFO data buffer and switch back to the low power mode.

**Buffer Frame Reads** A buffer frame is deleted from the FIFO data buffer after being fully read through the register FIFO\_DATA. If a frame is read only partially, it will be repeated completely with the next read of the FIFO data buffer. In the case of a buffer overflow between the first partial read and the second read attempt, the frame is kept only if FIFO\_CONF.fifo\_stop\_on\_full is set to 0b1.

When more data is read from the FIFO buffer than valid data is available, a value of 0x8000 is **Buffer Overreads** returned for each word read exceeding the valid data.

The sampling rate of buffer frames in the FIFO buffer is defined by the maximum output data rate of the Frame Rates sensors enabled for storage in the FIFO buffer.

In case of an overflow, the FIFO buffer can either stop recording data or overwrite the oldest data. Buffer Overflow This behavior is controlled by the register FIFO\_CONF.fifo\_stop\_on\_full. If FIFO\_CONF.fifo\_stop\_on\_full is set to 0b0, the FIFO logic will delete the oldest frames. If FIF0\_CONF.fifo\_stop\_on\_full is set to 0b1, the newest frame may be discarded when the remaining free space in the FIFO buffer is less than the maximum size frame. During a read operation from the FIFO buffer by the host, no data at the FIFO buffer tail may be dropped. If the host reads the FIFO buffer with a slower rate than it is filled, it may happen that the sensor needs to drop new data, even if FIFO\_CONF. fifo\_stop\_on\_full is set to 0b0.

#### 5.7.3 FIFO Buffer Interrupts

The FIFO supports the two interrupts

- buffer full interrupt, and
- watermark level interrupt.

The buffer full interrupt is issued when the FIFO fill level is above the full threshold. The full threshold is reached just before the last two frames are stored in the FIFO data buffer. This interrupt is enabled by setting INT\_MAP2. fifo\_full\_int to 0b1.

The watermark level interrupt is issued when the fill level of the FIFO buffer is equal or above a watermark level defined in the register FIFO\_FILL\_LEVEL.fifo\_fill\_level. Note: if the watermark level is set higher than the full level, the interrupt may be triggered more often than expected. This interrupt is enabled by setting INT\_MAP2.fifo\_watermark\_int to 0b1.

The FIFO buffer interrupts can be signalled to host after mapping with INT\_MAP2.fifo\_watermark\_int and/or INT\_MAP2.fifo\_full\_int them to the desired interrupt signalling channel. Latched FIFO buffer interrupts will only be cleared, if the status register gets read and the fill level is below the corresponding FIFO interrupt.

#### 5.7.4 FIFO Buffer Flush

A flush of the FIFO data buffer can be triggered by the user directly or indirectly by a re-configuration of the device. The user can directly trigger a flush of the FIFO buffer by writing 0b1 to FIFO\_CTRL.fifo\_flush. An indirect, automated flash of the FIFO data buffer is caused by:

- a signal source being enabled or disabled, and
- a signal source to be stored in the FIFO data buffer being added or removed.

Changes of the configuration, that do not cause a flush of the FIFO data buffer, are:

- measurement range,
- sample rate of providing data to the host (ODR), and
- filter configuration.

#### 5.8 Advanced Features

#### 5.8.1 Global Configuration

The advanced features of the device can be activated after enabling the feature engine. The feature engine has to be enabled following the steps also detailed in Fig. 9:

- 1. disable all sensors except enabling the feature engine directly after power on or soft reset, then
- 2. first writing 0x012C to FEATURE\_IO2 followed by 0x0001 to FEATURE\_IO\_STATUS, then
- 3. setting FEATURE\_CTRL.engine\_en to 0b1, and then
- 4. waiting for the feature engine to be initialized by polling FEATURE\_IO1.error\_status for the value 0b001.

Note: the advanced features may be incorrectly interpreted if the accelerometer and/or gyroscope are enabled before feature engine.




Figure 9: Enable the feature engine

The feature engine may be disabled by setting FEATURE\_CTRL.engine\_en to 0b0, however, a soft reset or power cycle is required to re-enable the feature engine. Configuration, state toggling and the data input/output of the features is possible via

- the register interface through the registers FEATURE\_IO0 to FEATURE\_IO3 and the input/output synchronization register
   FEATURE\_IO\_STATUS for
  - · enabling and disabling of features and
  - data and status output of advanced features, or
- the command interface via the register CMD for initiating non-continuously running features, and

■ the configuration interface for features through the registers FEATURE\_DATA\_ADDR, FEATURE\_DATA\_TX and FEATURE\_DATA\_STATUS, see Section 6.2.

The configuration of the sensor through FEATURE\_IO0 must be executed following this procedure:

- write or modify the configuration to FEATURE\_IO0, and subsequently
- activate the configuration by writing 0b1 to FEATURE\_IO\_STATUS.feature\_io\_status.

Note: prior to enabling of any of the advanced features, the configuration and enabling of the accelerom-A more enhanced/flexible user interface can be configured by using the function eter is required. bmi3x0 configure enhanced flexibility of the sensor driver API, available in Github.

The advanced features can be optimized depending on the context of the end application. The pre-defined settings in the API are optimized for a wearable context (end device is worn at the wrist), but can also be switched to hearable or mobile context via the API. The sensor API is available in GitHub.

Table 19 provides the overview on supported sample rates per feature in the low power operation mode of the accelerometer. In the high performance power operation mode, features are supported independent of the configured sample rates of the accelerometer.

Acceleration sample rate	Any motion / Motion Detect	No motion / station- ary detect	Step counter	Significan motion	Tap detector	Orientation detector	Flat detector	Tilt detector
> 200				Yes	Yes		V	No.
100	Yes	Yes	Yes					
50	162	165		No	Yes	Yes	Yes	
25			No	No				
12.5			110	110				

Table 19: Overview of supported sample rates per feature in the low power operation mode

The device adjusts the sample rate dependent parameters of the features to the configured reduced sample rate. Threshold values are not dependent on the sample rate and therefore not modified. All user configurations are retained and not modified until soft-reset or power down. Hence, you do not need to update the configuration when changing the sample rate (ODR) of the accelerometer.

#### 5.8.2 Any-motion Detection and Motion Detect

The feature any-motion detects changes in motion of one axis. It uses the slope between adjacent samples of the acceleration signal to trigger this event. With a different behaviour in interrupt frequency and interrupt hold time, this feature can be configured to the generate an interrupt for motion detect with EXT.GEN\_SET\_1.event\_report\_mode set to 0b1. The interrupt is enabled for each axis independently by writing 0b1 to FEATURE\_IOO.any\_motion\_x\_en, FEATURE\_IOO. any\_motion\_y\_en, and FEATURE\_IO0.any\_motion\_z\_en.

The difference between the current acceleration sample and the reference sample gives the slope. The computation of the slope depends on the setting of EXT.ANYMO\_1.acc\_ref\_up. In the default configuration of EXT.ANYMO\_1.acc\_ref\_up being 0b1, the reference sample is the previous acceleration sample. When EXT.ANYMO\_1.acc\_ref\_up is set to 0b0, the reference sample is set to the acceleration sample when the interrupt was generated.




Figure 10: Motion detect / Any-motion detection

The feature generates an interrupt when the absolute value of the slope exceeds the preset EXT.ANYMO\_1.slope\_thres for a certain number of consecutive samples defined by EXT.ANYMO\_3.duration. The reference sample is updated when the condition is fulfilled. In other words, this means that the reference for the detection is the last state when sensor detected an any-motion event. The generated interrupt will be cleared as soon as the slope value drops below the threshold and after the duration EXT.ANYMO\_3.wait\_time elapsed. The sensitivity of this interrupt to be rethrown when the slope increases again after dropping below the threshold is controlled with EXT.ANYMO\_2.hysteresis. This feature is supported in the high performance power operation mode for all sample rates and in the low power operation mode for the sample rates from 12.5 Hz to the maximum supported sample rate, see Table 19.

#### **Configuration settings**

- 1. FEATURE\_IOO.any\_motion\_x\_en enable the feature for the x-axis
- 2. FEATURE\_IOO.any\_motion\_y\_en enable the feature for the y-axis
- 3. FEATURE\_IO0.any\_motion\_z\_en enable the feature for the z-axis
- **4.** EXT.ANYMO\_1.slope\_thres the threshold for the slope
- 5. EXT.ANYMO\_1.acc\_ref\_up update mode of the acceleration reference when an event was detected or always

- 6. EXT.ANYMO\_2.hysteresis hysteresis for the slope of the acceleration
- 7. EXT.ANYMO\_3.duration the number of consecutive samples for which the threshold condition must be respected for interrupt assertion
- **8.** EXT.ANYMO\_3.wait\_time wait time for clearing the event after the slope is below the configured threshold value EXT.ANYMO\_1.slope\_thres

#### 5.8.3 No-motion Detection and Stationary Detect

The feature no-motion detection evaluates the slope between adjacent samples of the acceleration signal in all selected axes to detect a stationary state. The interrupt is enabled for each axis independently by writing 0b1 to FEATURE\_IO0. no\_motion\_x\_en, FEATURE\_IO0.no\_motion\_y\_en, and FEATURE\_IO0.no\_motion\_z\_en. With a different behaviour in interrupt frequency and interrupt hold time, this feature can be configured to the generate an interrupt for stationary detect with EXT.GEN\_SET\_1.event\_report\_mode set to 0b1.

The difference between the current acceleration sample and the reference sample gives the slope. An interrupt is generated when the slope for all selected axis remains smaller than the programmable threshold value EXT.NOMO\_1. slope\_thres for the configurable duration value in EXT.NOMO\_3.duration. This feature is supported in the high performance power operation mode for all sample rates and in the low power operation mode for the sample rates from 12.5 Hz to the maximum supported sample rate, see Table 19.




Figure 11: Stationary detect / No-motion detection

#### **Configuration Settings**

- 1. FEATURE\_IO0.no\_motion\_x\_en enable the feature for the x-axis
- 2. FEATURE\_IO0.no\_motion\_y\_en enable the feature for the y-axis
- 3. FEATURE\_IOO.no\_motion\_z\_en enable the feature for the z-axis
- **4.** EXT.NOMO\_1.slope\_thres the threshold for the slope
- 5. EXT.NOMO\_1.acc\_ref\_up update mode of the acceleration reference when an event was detected or always
- **6.** EXT.NOMO\_2.hysteresis hysteresis for the slope of the acceleration
- 7. EXT.NOMO\_3.duration the number of consecutive samples for which the threshold condition must be respected for interrupt assertion
- **8.** EXT.NOMO\_3.wait\_time wait time for clearing the event after the slope is below the configured threshold value EXT.NOMO\_1.slope\_thres

#### 5.8.4 Significant Motion Detection

The significant motion detection provides the interrupt raised on detection of a significant motion as defined in Android¹: https://source.android.com/devices/sensors/sensor-types.html#significant\_motion.

This feature is supported in the high performance power operation mode for all sample rates and in the low power operation mode for the sample rates from 50 Hz to the maximum supported sample rate, see Table 19. It can be enabled by setting FEATURE\_IO0.sig\_motion\_en to 0b1.


In Android, a significant motion is a motion due to a change in the user location. Examples of such significant motions are walking or biking, sitting in a moving car, coach or train, etc. Examples of situations that does typically not trigger significant motion include phone in pocket and person is stationary or phone is at rest on a table which is in normal office use. Upon detection of a user movement classified as significant according to the aforementioned examples, an interrupt is triggered indicating the probable change of an user location. Classification of movement as significant motion or not is based on the analysis of acceleration signal over the time duration configured by EXT.SIGMO\_1.block\_size. Time segments are assumed to be non-overlapping. If the significant motion condition is evaluated as true for greater than 50% of the configured duration, an interrupt is reported. The condition is based on the peak-to-peak (P2P) value and mean crossing rate (MCR) of the magnitude of the acceleration signal. The conditions for a significant motion are:

- P2P magnitude is greater than EXT.SIGMO\_2.peak\_2\_peak\_min and MCR is greater than EXT.SIGMO\_2.mcr\_min, or
- P2P magnitude is greater than EXT.SIGMO\_3.peak\_2\_peak\_max and MCR is less than EXT.SIGMO\_3.mcr\_max.

The feature can be configured to output only the first detected event and ignoring the following events, also known as one-shot behavior, by setting EXT.GEN\_SET\_1.event\_report\_mode as 0b1. When this configuration is enabled, internally the block size is set to 5 seconds and changes to the user configurable value of EXT.SIGMO\_1.block\_size are ignored.

**Example** An example for the behavior of the significant motion detection for a walking scenario is depicted in Fig. 12, where EXT.SIGMO\_1.block\_size is set to 5 seconds (0x00FA).

<sup>&</sup>lt;sup>1</sup>Android is a trademark of Google LLC.






Figure 12: Significant motion interrupt detection behavior for walking use-case

This example contains 3 scenarios of motion within the configured block size time interval:

- 1. Large initial part of segment as STILL with small part of segment as WALKING.
- 2. Full segment as WALKING.
- 3. Initial large part of segment as WALKING with remaining being STILL.

Segment 1 encompasses the user movement for less than 50% of EXT.SIGMO\_1.block\_size, hence no interrupt is reported. In contrast to that, segments 2 and 3 include the user movement for greater than 50% for which the interrupts are reported at end of the segment.

**Configuration Settings** Significant motion offers configuration parameters for enabling/disabling of feature and to optimize the functional behavior based on use-case. Parameters available are described in Table 20.

Description Register/field name **Default value** Range Enable detection of significant motion status 0/1 (disable/enable) FEATURE\_IO0.sig\_motion\_en 0 of device Size of the time segment for significant 250 0 to 65535 EXT.SIGMO\_1.block\_size motion detection Minimum threshold for peak to peak value of 38 0 to 1023 EXT.SIGMO\_2.peak\_2\_peak\_min acceleration magnitude over one second time window Minimum threshold for mean crossings of 17 0 to 63 EXT.SIGMO\_2.mcr\_min acceleration magnitude over one second time window EXT.SIGMO\_3.peak\_2\_peak\_max Maximum threshold for peak to peak value of 595 0 to 1023 acceleration magnitude over one second time window EXT.SIGMO\_3.mcr\_max Minimum threshold for mean crossings of 17 0 to 63 acceleration magnitude over one second time window

Table 20: Configuration parameters of the significant motion

#### 5.8.5 Step Counter and Step Detection

The Step Counter provides the function required for counting of steps as defined for Android<sup>2</sup>: https://source.android.com/devices/sensors/sensor-types.html#step\_counter. The Step Detector implements the function required for step counting in Android: https://source.android.com/devices/sensors/sensor-types.html#step\_detector. The algorithm for counting of steps is designed for smartphone usecases and optimized on high accuracy, while the algorithm for the detection of steps is optimized for low latency reporting of detection events. Each event can be enabled independently. This feature is supported in the high performance power operation mode for all sample rates and in the low power operation mode for the sample rates from 50 Hz to the maximum supported sample rate, see Table 19.

#### **Configuration Settings**

- **1.** FEATURE\_IO0.step\_counter\_en indicates if the step counter feature is enabled or not.
- 2. FEATURE\_IO0.step\_detector\_en indicates if the step detector feature is enabled or not.
- 3. FEATURE\_IO2.step\_counter\_out\_0 Step counter value, lower 16bit of the 32bit value
- 4. FEATURE\_IO3.step\_counter\_out\_1 Step counter value, higher 16bit of the 32bit value
- 5. EXT.SC\_1.watermark\_level the Step Counter will trigger output every time this number of steps are counted. Holds implicitly a 20x factor, so the range is 0 to 1023 (without the implicit factor), with resolution of 20 steps. If 0, the Step Counter watermark is disabled. If the Step Detector is enabled, the watermark interrupt is disabled (as being mutually exclusive).
- **6.** EXT.SC\_1.reset\_counter trigger to reset the counted steps. Resets the step count value, if any one of step counter, step detector or activity feature is enabled.

**Step Counter** The Step Counter accumulates the steps detected by the step detector interrupt, and provides the current value of the 32bit wide step count in the two registers FEATURE\_IO2.step\_counter\_out\_0 (lower word) and FEATURE\_IO3.step\_counter\_out\_1 (higher word). By setting the flag EXT.SC\_1.reset\_counter to 0b1, the value of accumulated steps is reset. Afterwards, the value of this flag is automatically reset and counting is restarted. The accumulated step count value can be reset when any of the features Step Counter or Step Detector is enabled.

The watermark option can be useful if the host needs to receive an interrupt every time a certain number of steps occured. When the watermark level is reached, the corresponding interrupt bit is asserted for the mapped interrupt channel, that is

<sup>&</sup>lt;sup>2</sup>Android is a trademark of Google LLC.

INT\_STATUS\_INT1.int1\_step\_counter, INT\_STATUS\_INT2.int2\_step\_counter or INT\_STATUS\_IBI.ibi\_step\_counter. If EXT.SC\_1.watermark\_level is set to 10 (holding an implicit factor of 20x), after every interval of 200 steps an interrupt will be raised. As the steps are buffered internally, the output may be triggered between 200 to 210 steps.

**Note:** in case the watermark interrupt for the step counter is required for the application to be set to a level greater than 65535, an upload of the configuration file is mandatory before enabling the feature engine and executing this feature, see section 5.8.1. The configuration file is provided through the sensor API, available in GitHub, and can be extracted from there. Please refer to the function bmi3x0\_configure\_enhanced\_flexibility of the sensor driver API for a reference implementation.

**Step Detector** When FEATURE\_IO0.step\_detector\_en is set to 0b1, an interrupt is triggered for every detected step. Every time a new step is detected, the configured corresponding interrupt output is triggered and the corresponding status bit is set. The Step Detector feature is optimized for low latency to ensure for such events a fast reaction by the host. Hence, when a step is detected, it is immediately signaled. Due to this behaviour, there may exist situations when the sum of the detected steps is different than the Step Counter value.

#### 5.8.6 Flat Detection

This interrupt detects a Flat orientation based on the acceleration signal. The interrupt is triggered when the sensor in the device gets close to a horizontal orientation. Note: the interpretation of the sensor orientation as horizontal is dependent on the configured axis re-mapping, see section 5.11. A horizontal orientation is detected by the angle among the orientation of the gravitational force and the axis of the sensor configured as z-axis. The condition for activating the interrupt reads

$$\Theta \cdot a_{z} \cdot a_{z} - \Delta a_{\text{hysteresis}} \ge a_{x} \cdot a_{x} + a_{y} \cdot a_{y}. \tag{5.1}$$

The condition for deactivating the interrupt is given by

$$\Theta \cdot a_{z} \cdot a_{z} + \Delta a_{\text{hysteresis}} < a_{x} \cdot a_{x} + a_{y} \cdot a_{y}. \tag{5.2}$$

If one of the inequalities does not become true, then the state of interrupt is not changed. The state of the interrupt is actually changed, that is set or reset, when the device remains in one of the conditions for the configured period EXT.FLAT\_1.hold\_time. This feature is supported in the high performance power operation mode for all sample rates and in the low power operation mode for the sample rates from 12.5 Hz to the maximum supported sample rate, see Table 19.

**Theta Angle** The threshold angle  $\Theta$  for detecting a Flat orientation can be configured via EXT.FLAT\_1.theta where 1 LSB equals  $64 \cdot (\tan{(\Theta)})^2$ . Some important values of EXT.FLAT\_1.theta are depicted in Table 21. The value of the hysteresis value EXT.FLAT\_2.hysteresis is set according to the following graphic, with values between 0 and 63, which corresponds to hysteresis angle between 0 and 5 degrees. In the following graphic, 4 usual cases are depicted: 0, 1, 2.5 and 5 degrees. The hysteresis is symmetric, used for both going into and out of Flat state. For the default value of 9, the actual interval around the angle of 20 degrees is +/-2.5 degrees; so a 5 degree interval is used for total hysteresis filtering.

Table 21: Register value correspondence to  $\Theta$  in degrees

EXT.FLAT_1.theta	0	1	2	5	8	14	22	33	45	63
$\Theta$ /deg	0	7.1	10	15.6	19.5	25.1	30.4	35.7	40	44.8

**Hysteresis** The threshold angle ⊖ for Flat detection is associated to a hysteresis to ensure a true flat detection and avoid the oscillation the feature status. The hysteresis value EXT.FLAT\_2.hysteresis is used according to Fig. 13. The hysteresis can be configured with values between 0 and 63 that correspond to a hysteresis angle between 0 and 5 degrees. In the following graphs of Fig. 14 and Fig. 15, four typical cases are depicted for the case of the hysteresis configured to 0, 1, 2.5 and 5 degrees. The effect of the hysteresis is symmetric and used for both cases of entering

and lesving the Flat state. For the default hystereis configuration value of 9, the actual interval around the Theta angle  $\Theta$  = 20 deg is  $\pm 2.5$  deg. Hence, a total interval for the hysteresis filtering is 5 deg.




Figure 13: Hysteresis and  $\theta$  angle




Figure 14: Positive hysteresis correspondence to  $\boldsymbol{\theta}$  angle




Figure 15: Negative hysteresis correspondence to  $\theta$  angle

**Blocking Mode** The Flat detection can be suppressed for the case of a motion with a large magnitude of the acceleration to avoid a change of the Flat detection status. The blocking feature for the Flat detection interrupt is configurable via the EXT.FLAT\_1.blocking and has the meaning as defined in Table 22.

**Conditions Blocking mode** 0b00 and 0b11 Interrupt blocking is disabled acceleration of any axis > 1.5 g 0b01 0b10 acceleration of any axis > 1.5 g OR slope > EXT.FLAT\_2.slope\_thres

Table 22: Blocking mode options for flat detection

### **Configuration Settings**

- 1. FEATURE\_IO0.flat\_en Switch indicating if this feature is enabled or not
- **2.** EXT.FLAT\_1.theta Value corresponding to the hysteresis angle  $\Theta$  for flat detection
- **3.** EXT.FLAT\_1.blocking Sets the blocking mode, see Table 22.
- 4. EXT.FLAT\_1.hold\_time Duration for which the current state is held before an interrupt can be raised again.
- 5. EXT.FLAT\_2.slope\_thres Minimum slope between consecutive acceleration samples to prevent a change of the flat status during large movement
- 6. EXT.FLAT\_2.hysteresis Control the hysteresis to achieve the desired detection sensitivity

#### 5.8.7 Orientation Detection

The Orientation Detection feature informs on an orientation change of the sensor with respect to the Earth gravitational force. There are the orientations face up and face down and orthogonal to them portrait upright, landscape left, portrait downside, and landscape right. The interrupt for face up/face down may be enabled separately by setting EXT.ORIENT $_{-}1$ . ud\_en to 0b1. The sensor orientation is defined by the angles  $\varphi$  and  $\theta$ .  $\varphi$  is the rotation around the stationary z-axis and heta is the rotation around the stationary y-axis before the arphi rotation. This feature is supported in the high performance power operation mode for all sample rates and in the low power operation mode for the sample rates from 12.5 Hz to the maximum supported sample rate, see Table 19.




Figure 16: Definition of the default coordinate system with respect to pin 1 marker

The measured acceleration vector components for the default configuration reads as follows:

$$\mathbf{a}_{\mathbf{x}} = \mathbf{1g} \cdot \sin \theta \cdot \cos \varphi \tag{5.3}$$

$$a_{y} = -1g \cdot \sin \theta \cdot \sin \varphi \tag{5.4}$$

$$a_{z} = 1g \cdot \cos \theta \tag{5.5}$$

$$\frac{a_{y}}{a_{x}} = -\tan\varphi \tag{5.6}$$




Figure 17: Angle-to-Orientation Mapping

The orientation value is stored in the output register. There are three orientation calculation modes: symmetrical, high-asymmetrical and low-asymmetrical. The mode can be configured through the EXT.ORIENT\_1.mode as denoted in Table 23.

Orientation mode	EXT.ORIENT_1.mode
Symmetrical	0b00 and 0b11
High asymmetrical	0b01
Low asymmetrical	0b10

Table 23: Orientation Mode Selection

The output has the meanings depending on the switching mode as stated in the Tables 24, 25 and 26.

Table 24: Symmetrical mode

FEATURE_EVENT_EXT.	Name	Angle	Condition
orientation_portrait_landscape			
0b01	landscape left	$315^{\circ} < arphi < 45^{\circ}$	$\left rac{a_{ ext{y}}}{a_{ ext{x}}} ight <1$ and $a_{ ext{x}}\geq0$
0b11	landscape right	135 $^{\circ} 225^{\circ}$	$\left rac{a_{\mathrm{y}}}{a_{\mathrm{x}}} ight <1$ and $a_{\mathrm{x}}<0$
0b10	portrait upside down	$45^{\circ} < arphi < 135^{\circ}$	$\left rac{a_{\mathrm{y}}}{a_{\mathrm{x}}} ight  \geq 1$ and $a_{\mathrm{y}} < 0$
0b00	portrait upright	225 $^\circ$ $< arphi <$ 315 $^\circ$	$\left rac{a_{\mathrm{y}}}{a_{\mathrm{x}}} ight  \geq 1$ and $a_{\mathrm{y}} \geq 0$

Table 25: High Asymmetrical Mode

FEATURE_EVENT_EXT.	Name	Angle	Condition
orientation_portrait_landscape			
0b01	landscape left	<b>297</b> ° < <i>φ</i> < <b>63</b> °	$\left  \begin{array}{c} \left  rac{a_{y}}{a_{x}}  ight  < 2  ext{ and } a_{x} \geq 0 \end{array} \right $
0b11	landscape right	<b>117</b> ° < φ < <b>243</b> °	$\left  \begin{array}{c} \left  \frac{a_{y}}{a_{x}} \right  < 2 \text{ and } a_{x} < 0 \end{array} \right $
0b10	portrait upside down	<b>63</b> ° < <i>φ</i> < <b>117</b> °	$\left  \begin{array}{c} \left  rac{a_{\mathrm{y}}}{a_{\mathrm{x}}} \right  \geq 2 \text{ and } a_{\mathrm{y}} < 0 \end{array} \right $
0b00	portrait upright	243° $< arphi <$ 297°	$\left  \begin{array}{c} \left  rac{a_{y}}{a_{x}}  ight  \geq 2  ext{ and } a_{y} \geq 0 \end{array} \right $

Table 26: Low Asymmetrical Mode

FEATURE_EVENT_EXT.	Name	Angle	Condition
orientation_portrait_landscape			
0b01	landscape left	$333^{\circ} < arphi < 27^{\circ}$	$\left  rac{a_y}{a_x}  ight  < 0.5  ext{ and } a_x \geq 0$
0b11	landscape right	153 $^\circ$ $< arphi <$ 207 $^\circ$	$\left  \frac{a_y}{a_x} \right  < 0.5 \text{ and } a_x < 0$
0b10	portrait upside down	$27^{\circ} < arphi < 153^{\circ}$	$\left  rac{a_{\mathrm{y}}}{a_{\mathrm{x}}}  ight  \geq 0.5  ext{ and } a_{\mathrm{y}} < 0$
0b00	portrait upright	$207^{\circ} < arphi < 333^{\circ}$	$\left  \frac{a_y}{a_x} \right  \geq 0.5 \text{ and } a_y \geq 0$

For upside or downside orientation, the output has to be interpreted according to Table 27.

Table 27: Upside/Downside Definition

FEATURE_EVENT_EXT.	Name	Angle	Condition
orientation_faceup_down			
0b0	upside	$270^{\circ} < arphi < 90^{\circ}$	$a_{\rm z} \geq 0$
0b1	downside	$90^{\circ} < arphi < 270^{\circ}$	$a_z < 0$

Both orientation detections, the portrait/landscape and upside/downside detection, use a hysteresis to avoid frequent interrupts due to the non-stable states of an assumed orientation, e.g. by hand tremor or noisy environments. The hysteresis for orientation detection except portrait upside and portrait downside is configurable and applies to all conditions as detailed in Tables 28, 29, and 30. The corresponding hysteresis regions are depicted in the Figures 18, 19, and 20.

Table 28: Hysteresis in the symmetrical mode

FEATURE_EVENT_EXT.	Name	Angle	Condition
orientation_portrait_landscape			
0b01	landscape left	$315^{\circ}$ + $\varphi_{\rm h}<\varphi<45^{\circ}-\varphi_{\rm h}$	$ a_y  <  a_x  - h$ and $a_x \ge 0$
			0
0b11	landscape right	135° + $\varphi_{ m h} < \varphi <$ 225° $-$	$ a_y  <  a_x  - h$ and $a_x < 0$
		$arphi_{ m h}$	0
0b10	portrait upside down	$45^{\circ}$ + $\varphi_{ m h}-\varphi_{ m h}$	$ a_y  >  a_x  + h$ and $a_y <  a_y $
			0
0b00	portrait upright	225° + $\varphi_{ m h} < \varphi <$ 315° $-$	$ a_y  >  a_x  + h$ and $a_y \ge $
		$arphi_{ m h}$	0

Table 29: Hysteresis in the high asymmetrical mode

FEATURE_EVENT_EXT.	Name	Angle	Condition					
orientation_portrait_landscape								
0b01	landscape left	297°+ $\varphi_{ m h}<\varphi<$ 63°- $\varphi_{ m h}$	$\left a_{\mathrm{y}} ight <2\cdot\left(\left a_{\mathrm{x}} ight -h ight)$ and					
			$a_{\mathrm{x}} \geq 0$					
0b11	landscape right	117° + $\varphi_{ m h} < \varphi <$ 243° $-$	$\left  \left  a_{\mathrm{y}} \right  < 2 \cdot \left( \left  a_{\mathrm{x}} \right  - h  ight)$ and					
		$arphi_{ m h}$	$a_{\rm x} < 0$					
0b10	portrait upside down	63°+ $\varphi_{\rm h}<\varphi<$ 117°- $\varphi_{\rm h}$	$ a_y  > 2 \cdot  a_x  + h$ and					
			$a_{\rm y} < 0$					
0b00	portrait upright	243° + $\varphi_{ m h} < \varphi <$ 297° $-$	$ a_y  > 2 \cdot  a_x  + h$ and					
		$arphi_{ m h}$	$a_{\mathrm{y}} \geq 0$					

Table 30: Hysteresis in the low asymmetrical mode

FEATURE_EVENT_EXT.	Name	Angle	Condition				
orientation_portrait_landscape							
0b01	landscape left	333°+ $\varphi_{\rm h}<\varphi<$ 27°- $\varphi_{\rm h}$	$\left a_{\mathrm{y}} ight <0.5\cdot\left(\left a_{\mathrm{x}} ight -h ight)$ and				
			$a_{\mathrm{x}} \geq 0$				
0b11	landscape right	153 $^{\circ}$ + $arphi_{ m h} < arphi < 207 ^{\circ}$ $-$	$\left a_{\mathrm{y}} ight <0.5\cdot\left(\left a_{\mathrm{x}} ight -h ight)$ and				
		$arphi_{ m h}$	$a_{x} < 0$				
0b10	portrait upside down	27°+ $\varphi_{ m h}<\varphi<$ 153°- $\varphi_{ m h}$	$ a_y  > 0.5 \cdot  a_x  + h$ and				
			$a_{y} < 0$				
0b00	portrait upright	207° + $arphi_{ m h} < arphi < 333^\circ$ $-$	$ a_y  > 0.5 \cdot  a_x  + h$ and				
		$arphi_{ m h}$	$a_{y} \geq 0$				




Figure 18: Hysteresis in the symmetrical mode




Figure 19: Hysteresis in the high asymmetrical mode




Figure 20: Hysteresis in the low asymmetrical mode

The hysteresis for detection of portrait upside and portrait downside is fixed to 11.5° which is corresponds to approximately 200 mg.

Blocking Mode It is be possible to block the notification of an Orientation Detection, that means no orientation change will be done. The orientation interrupt blocking feature is configurable via the EXT.ORIENT\_1.blocking, and has the meaning defined in Table 31.

**Conditions** EXT.ORIENT\_1.blocking 0b00 Interrupt blocking is disabled 0b01 Interrupt blocked if device close to the horizontal position OR acceleration of any axis > 1.5g 0b10 same condition as blocking mode 0b01 OR slope > 0b11 same condition as blocking mode 0b10 OR another

change within 100ms

Table 31: Blocking mode options for orientation detection

Note: in case the 100 ms interrupt blocking is enabled, the interrupt will be triggered only when the device remains in the same (stable) orientation until the timer expires after  $\sim 100\,\mathrm{ms}$ . The timer starts to run when no change between two consecutive samples are detected. If there are changes while the timer count down is still running, the timer will be restarted.

The flat angle blocking, that is the device is close to the horizontal orientation, is defined by inequality presented in the Flat Detection section. The flat detection used for the blocking mode is based on the 2g acceleration measurement range. If any other measurement range than 2g range is selected for the acceleration, the acceleration samples are saturated before the Flat Detection.

### **Configuration Settings**

- 1. FEATURE\_IOO.orientation\_en Indicates if this feature is enabled or not
- 2. EXT.ORIENT\_1.ud\_en Face upside/downside enable, in addition to landscape/portrait detection
- 3. EXT.ORIENT\_1.mode Used for setting which of the following modes are being used: symmetrical, high or low asym-
- EXT.ORIENT\_1.blocking Used for setting the blocking mode
- 5. EXT.ORIENT\_1.theta Coded value of the threshold angle with horizontal used in blocking modes; 1 LSB corresponds to  $64 \cdot (\tan{(\Theta)})^2$
- EXT.ORIENT\_2.hysteresis Acceleration hysteresis for Orientation detection

### **Orientation Output** The detected orientation is reported by the three bits:

- 1. FEATURE\_EVENT\_EXT.orientation\_faceup\_down only available if EXT.ORIENT\_1.ud\_en is set to 0b1: then 0b0 means face-up detected while 0b1 means face-down detected
- 2. FEATURE\_EVENT\_EXT.orientation\_portrait\_landscape the two bits tell the orientation as
  - a. 0b00: portrait upright
  - **b.** 0b01: landscape left
  - c. 0b10: portrait upside down
  - d. 0b11: landscape right

#### 5.8.8 Tap Detection

The device allows the detection of different tap gestures. Supported tap gestures include the single-tap, double-tap and triple-tap. Each gesture can be individually enabled and disabled as well as reported. Tap gestures can be enabled or disabled individually by writing 0b1 or 0b0 respectively to dedicated bits FEATURE\_IO0.tap\_detector\_s\_tap\_en, FEATURE\_IO0.tap\_detector\_d\_tap\_en and FEATURE\_IO0.tap\_detector\_t\_tap\_en. When a tap gesture is detected, an event is reported with an interrupt common for single-tap, double-tap and triple-tap. The actual tap gesture reported can be obtained from the register FEATURE\_EVENT\_EXT with the bit encoded field values: FEATURE\_EVENT\_EXT.s\_tap, FEATURE\_EVENT\_EXT.d\_tap, and FEATURE\_EVENT\_EXT.t\_tap. The value of a detected tap gesture is retained in the FEATURE\_EVENT\_EXT register until the next gesture detection.

The dominant sensing axis, along which the tap gesture has to be detected, can be configured using EXT.TAP\_1. axis\_sel. By default, EXT.TAP\_1.axis\_sel is selected to be the z-axis with a value set as 0b10. Depending on the tap impact and direction, it is also possible to detect performed tap gestures not strictly aligned with the selected axis.

A tap event is a subsequent crossing of a threshold within a configured maximum time limit between the crossings. The absolute value of the threshold for tap detection is programmable via EXT.TAP\_2.tap\_peak\_thres. The maximum time window between the threshold crossings is defined by the parameter EXT.TAP\_3.max\_dur\_between\_peaks. To suppress or enable tap detection under noisy operating conditions, the limit on the number of threshold crossings acceptable for a tap can be configured using EXT.TAP\_1.max\_peaks\_for\_tap.

The classification of a tap gesture as a double-tap or triple-tap gesture is dependent on the time window in which the 2nd or 3rd tap occurs after the first tap. The time boundary is set by EXT.TAP\_2.max\_gesture\_dur. In case of a double-tap to be detected, the 2nd tap event have to occur within this limit after the first tap. In case of a triple-tap to be detected, the 2nd and 3rd tap events has to occur within this limit after the first tap.


On detection of a tap gesture, the reporting behavior of the event by the device is determined by the value configured in EXT.TAP\_1.wait\_for\_timeout:

- EXT.TAP\_1.wait\_for\_timeout set to 0b0: the tap gesture event is reported after EXT.TAP\_3. tap\_shock\_settling\_dur. For a performed triple-tap gesture, the single-tap, double-tap and triple-tap event, when enabled, are all reported.
- EXT.TAP\_1.wait\_for\_timeout set to 0b1: depending on the number of taps detected after EXT.TAP\_2. max\_gesture\_dur duration since the first tap and the tap gesture to be detected, the corresponding tap gesture is reported. If the performed tap gesture corresponding to the number of taps detected is disabled or the number of performed taps is greater than three, no event is reported.

Once a tap gesture is reported, the detection of a further gesture is suspended for the "quiet" time requested by the parameter EXT.TAP\_3.quite\_time\_after\_gesture.

The tap detector offers the selection of a detection mode for a tap event with EXT.TAP\_1.mode. The detection modes enable a simple selection of sensitivity levels for tap detection while keeping the values of other configuration parameters unchanged. Details are given in the memory map at EXT.TAP\_1.mode.

The behavior of the tap detector with all supported tap gestures enabled and with EXT.TAP\_1.wait\_for\_timeout set to 0b0 is shown in Fig. 21. For every detected tap, the corresponding interrupt is reported if the taps occur within EXT.TAP\_2.max\_gesture\_dur since the first tap.







Figure 21: Reporting of tap gesture for EXT.TAP\_1.wait\_for\_timeout = 0b0

The tap detector behavior in case of enabling all supported tap gestures and with EXT.TAP\_1.wait\_for\_timeout set to 0b1 is depicted in the graphs in Fig. 22. As can be seen there, only the tap detected within EXT.TAP\_2.max\_gesture\_dur after the first tap is reported.






Figure 22: Reporting of tap gesture for EXT.TAP\_1.wait\_for\_timeout = 0b1

This feature is supported in the high performance power operation mode for all sample rates and in the low power operation mode for the sample rates from  $200~\mathrm{Hz}$  to the maximum supported sample rate, see Table 19.

**Configuration Settings** The configuration parameters for enabling/disabling of feature and adjustment of the behavior to the application and context are summarized in Table 32.

**Description** Default Register/field name Range Enable detection of single tap gesture 0 0/1 (dis/en) FEATURE\_IO0.tap\_detector\_s\_tap\_en 0/1 (dis/en) FEATURE\_IO0.tap\_detector\_d\_tap\_en Enable detection of double tap gesture 0 FEATURE\_IO0.tap\_detector\_t\_tap\_en Enable detection of triple tap gesture 0 0/1 (dis/en) 2 EXT.TAP\_1.axis\_sel Selection of dominant axis for tap 0 to 2 gesture detection 1 EXT.TAP\_1.wait\_for\_timeout Wait for duration set by 0/1 (dis/en) max\_gesture\_dur after first tap for gesture confirmation Maximum number of positive and 6 0 to 7 EXT.TAP\_1.max\_peaks\_for\_tap negative threshold crossing for a tap detection 0 to 2 EXT.TAP\_1.mode Tap detection mode 1 0 to 1023 Magnitude threshold for the peak of 45 EXT.TAP\_2.tap\_peak\_thres tap event 0 to 63 EXT.TAP\_2.max\_gesture\_dur Maximum time duration within which 16 2nd and/or 3rd tap have to performed for gesture classification Maximum duration between positive 4 0 to 15 EXT.TAP\_3.max\_dur\_between\_peaks and negative peaks of a tap 0 to 15 EXT.TAP\_3.tap\_shock\_settling\_dur Maximum duration for settling of tap 6 shock EXT.TAP\_3.min\_quite\_dur\_between\_taps Minimum quiet time between 2 8 0 to 15 consecutive taps EXT.TAP\_3.quite\_time\_after\_gesture Quiet time after gesture reporting 6 0 to 15 when gesture detection is disabled

Table 32: Configuration parameters of the tap detector

#### 5.8.9 Tilt Detection

The function and behavior of the Tilt Detector is derived from the Android<sup>3</sup> specification available via the link https://source.android.com/devices/sensors/sensor-types.html#tilt\_detector. A tilt interrupt is reported when the attitude angle of the device changes by a value greater than configured angle threshold. The detection of a tilt of the device can be enabled by writing 0b1 to FEATURE\_IO0.tilt\_en, otherwise the feature is disabled. This feature is supported in the high performance power operation mode for all sample rates and in the low power operation mode for the sample rates from 50 Hz to the maximum supported sample rate, see Table 19.

The minimum angle of tilt for event detection can be configured using EXT.TILT\_1.min\_tilt\_angle. The value for the threshold for tilt angle set is computed as  $256 \cdot \cos \theta$ . The time interval, in which the gravity acceleration signal vector has to be estimated, is configured via the parameter EXT.TILT\_1.segment\_size. The lowpass filtering for the continuous estimation of the gravity acceleration vector can be configured with parameter EXT.TILT\_2.beta\_acc\_mean.

The feature can be configured to output only the first detected event and ignoring the following events, also known as one-shot behavior, by setting EXT.GEN\_SET\_1.event\_report\_mode as 0b1. When this configuration is enabled, the configuration values of EXT.TILT\_1.min\_tilt\_angle are set to 35 degrees and the EXT.TILT\_1.segment\_size to 2 seconds. When EXT.GEN\_SET\_1.event\_report\_mode is set to 0b1, changes to the values of this user configuration have no impact on the behavior this algorithm.

**Example** The functional behavior of the tilt detector for default configuration settings is shown in Figure 23.

<sup>&</sup>lt;sup>3</sup>Android is a trademark of Google LLC.




Figure 23: Functional behavior of tilt detection

The tilt interrupt is triggered when the change of the angle is greater than set threshold independent of the direction of movement.

**Configuration Settings** Configuration parameters for enabling and disabling of feature as well as to adapt the behavior to the application. The available parameters are described in Table 33.

**Description Default value** Register/field name Range Enable detection of tilt of the 0 0/1 (disable/enable) FEATURE\_IO0.tilt\_en device Time duration for which 100 0 to 255 EXT.TILT\_1.segment\_size acceleration vector is averaged for reference vector EXT.TILT\_1.min\_tilt\_angle Minimum angle by which the 210 0 to 255 device shall be tilted for event detection EXT.TILT\_2.beta\_acc\_mean Decay coefficient for 61545 0 to 65535 computation of acceleration vector mean

Table 33: Configuration parameters of the tilt detector

#### General Interrupt Signalling Configuration 5.9

The signalling of interrupts to the host is possible via the I3C feature in-band interrupt (IBI) and two electrical pins. When the protocols SPI and I<sup>2</sup>C are used, signalling of interrupts to the host is only possible via the INT1 and INT2 pin. IBI can only be used when the device is connected to the host via I3C. When using the protocol I3C, the IBI feature as well as the two interrupt pins can be used at the same time to signal interrupts to the host.

Interrupt Mapping and Acknowledgement The mapping of a feature interrupt to a signaling channel can be configured through the registers INT\_MAP1 and INT\_MAP2. Each feature is mapped exclusively to one of these signalling channels using the scheme stated in Table 34.

Map mode	Behaviour								
0b00	Signalling of interrupt disabled								
0b01	Signalling of interrupt on INT1 pin								
0b10	Signalling of interrupt on INT2 pin								
0b11	Signalling of interrupt via I3C IBI								

Table 34: Interrupt mapping to signalling channel

Once an interrupt is notified to the host via a configured signalling channel, the host can determine the source of the interrupt through the status bits of the corresponding signalling interface. For each interrupt signalling channel, a dedicated interrupt status register is present in the register map of the device:

- the INT1 pin has the corresponding status register INT\_STATUS\_INT1,
- the INT2 pin has the corresponding status register INT\_STATUS\_INT2, and
- the in-band interrupt feature of I3C has the corresponding status register INT\_STATUS\_IBI.

It is recommended to separate the interrupts of the feature engine from the basic interrupts (data ready for signals and FIFO buffer interrupts), as the advanced features signaling pattern could be overruled by the basic interrupts.

Electrical Interrupt Pin Behavior The interrupt pins can be enabled via IO\_INT\_CTRL.int1\_output\_en and IO\_INT\_CTRL.int2\_output\_en, respectively. Note: this is not applicable to the I3C IBI feature. Both interrupt pins INT1 and INT2 can be configured to have the desired

- electrical drive characteristic,
- active level of the interrupt, and

#### interrupt latching.

The characteristic of the output driver of the interrupt pins may be configured with bits IO\_INT\_CTRL.int1\_od and IO\_INT\_CTRL.int2\_od. By setting these bits to 0b1, the output driver shows open-drive characteristic, by setting the configuration bits to 0b0, the output driver shows push-pull characteristic.

The interpretation of the active level controlled through the interrupt pin can be configured as either "active-high" or "active-low" via IO\_INT\_CTRL.int1\_lvl and IO\_INT\_CTRL.int2\_lvl, respectively.

The device supports non-latched and latched interrupts modes for data ready, FIFO watermark, FIFO full, error, and the advanced feature interrupts. The mode is selected by INT\_CONF.int\_latch. Non-latched interrupts are designed for systems using edge triggered interrupts while latched interrupts are designed for systems using level-triggered interrupts. In the latched mode, an asserted interrupt status in INT\_STATUS\_INT1 and the INT1 pin are reset, if the status register INT\_STATUS\_INT1 is read. The same applies to an asserted interrupt status in INT\_STATUS\_INT2 and the INT2 pin, which are reset once the status register INT\_STATUS\_INT2 is read. If the interrupt activation condition still holds when the interrupt is reset, the interrupt status and pin are asserted again. In the non-latched mode, the configured INT1 or INT2 pin is reset as soon as the activation condition is not valid any more:

• for the feature engine based interrupts, the INT1 and INT2 pins are reset after the hold time selected by the host. In case of the features any-motion, no-motion, flat, orientation, single-tap, double-tap and triple-tap, the INT1/2 pin will be reset and set again if the hold time is configured to a value less than 20 ms even though the condition is true.

The interrupt status bits are active until read by the host.

#### 5.10 Auto-operation mode change

The auto-operation mode change is a built-in feature to support the smart power management of the device. The function provides automatic switching among two sets of operation modes for its accelerometer and gyroscope. The switching is initiated by events of enabled advanced features or by commands sent from the host. In the following, the one set of configurations consists of ACC\_CONF and GYR\_CONF for the accelerometer and gyroscope and is called user configuration. The other set sensor of configurations consists of ALT\_ACC\_CONF and ALT\_GYR\_CONF, and is called alternative configuration.

Switching between the user and alternative configuration is enabled through ALT\_CONF.alt\_acc\_en and ALT\_CONF. alt\_gyr\_en for the accelerometer and gyroscope, respectively. The conditions to switch from the operation mode configured can be configured through EXT.ALT\_CONFIG\_CHG. By selecting one of the advanced features described in Section 5.8, it can be configure independently

- on the one hand through EXT.ALT\_CONFIG\_CHG.alt\_conf\_alt\_switch\_src\_select to switch from the user configuration to the alternative configuration by selecting one of the advanced features with source IDs in Table 35, and
- on the other hand through EXT.ALT\_CONFIG\_CHG.alt\_conf\_user\_switch\_src\_select to switch from the alternative configuration to the user configuration by selecting one of the advanced features with source IDs in Table 35.

Table 35 details the selectable advanced features with respect to the index letter. Please be aware, that if advanced features are configured for both transitions, that means for the switch from the user to the alternative configuration and for the switch from the alternative to the user configuration, not the same advanced feature is enabled. If ALT\_CONF. alt\_rst\_conf\_write\_en is enabled, the configurations of the sensors can be instantly reset to the user configuration by directly writing from the host to either ACC\_CONF or GYR\_CONF.

	1
Feature index letter	Advanced feature name
Α	No motion detection
В	Any motion detection
С	Flat detection
D	Orientation detection
E	Step detector
F	Step counter watermark
G	Significant motion detection
Н	Tilt detection
I	Tap detection

Table 35: Advanced feature mapping indices

#### 5.11 Axis Re-mapping and Sign Inversion

The device supports the re-mapping of the axis and inversion of the sign within the data path. This feature of the device ensures consistent usage of the acceleration and angular rate signal in the algorithms on the device as well as in the processing on the host. The re-mapping and sign inversion for the device axis must only be done when the device is not acquiring data nor computing any advanced feature, e.g. after power up or after a soft reset. The re-mapping and sign inversion of the device axis is a volatile configuration and, hence, has to be performed always after power up or soft reset to ensure the same output by the device.




Figure 24: Sequence to perform the axis re-mapping and sign version

The desired configuration for the axis re-mapping and sign inversion has to be written to EXT.AXIS\_MAP\_1 before sending the command 0x0300 to the register CMD. The mapping of the default axis configuration to the desired axis configuration can be done writing the map code to EXT.AXIS\_MAP\_1.axis\_map. The sign inversion of the axis, which can be interpreted as an axis flip, can be configured for each axis individually by toggling the default value 0b0 to 0b1 in EXT.AXIS\_MAP\_1.invert\_x, EXT.AXIS\_MAP\_1.invert\_z, respectively. After the update of this configuration, the desired axis re-mapping and sign inversion can be activated by sending the command 0x0300 to the register CMD. The success or failure of the axis re-mapping can be determined by

- monitoring the interrupt err status via an interrupt pin or I3C IBI, and
- polling the register FEATURE\_IO1 and checking the values in the fields FEATURE\_IO1.axis\_map\_complete and FEATURE\_IO1.error\_status.

Any configuration of the device must not be changed until the completion of the axis re-mapping and sign inversion is signalled. This procedure will clear the data path gain and offset values. The gain and offset for accelerometer and gyroscope have to be saved before power down or soft-reset, and they can only be re-applied after power-up and after performing again an axis re-mapping and sign inversion.

### **Configuration Settings**

- 1. CMD perform the axis re-mapping and sign inversion by sending the code 0x0300
- 2. EXT.AXIS\_MAP\_1.axis\_map mapping of the default axes configuration to the user configuration
- **3.** EXT.AXIS\_MAP\_1.invert\_x inversion of the x axis in user configuration
- **4.** EXT.AXIS\_MAP\_1.invert\_y inversion of the y axis in user configuration
- 5. EXT.AXIS\_MAP\_1.invert\_z inversion of the z axis in user configuration

## 5.12 User offset and sensitivity error update

The compensation of the offset and sensitivity error observed in the field, e.g. due to soldering, is strongly recommended to be applied on the host. Values for compensation have to be determined on the host except for the case of using gyroscope self-calibration provided from within the device. Compensation on the host is recommended because the values must be stored on the host since the device does not provide means to store these within non-volatile memory of the device. In case it is desired to output the calibrated signal of the accelerometer and gyroscope by the device itself, the device provides the user with dedicated means to perform compensation with values provided by the user. To obtain the expected output signal  $\mathbf{s}_{\text{cal}}$ , where  $\mathbf{s}$  is either the acceleration  $\mathbf{a}$  or the angular rate  $\mathbf{w}$ , the offset and sensitivity error must be estimated on the host according to the model

$$s_{cal,\{x;y;z\}} = g_{\{x;y;z\}} \cdot s_{uncal,\{x;y;z\}} + o_{\{x;y;z\}},$$
 (5.7)

where  $\mathbf{o} = (o_x, o_y, o_z)$  and  $\mathbf{g} = (g_x, g_y, g_z)$  are the user offset and user sensitivity error of the signal  $\mathbf{s}_{uncal}$ , respectively. Then, the user sensitivity error and the user offset values can be written by the user directly to registers for the accelerometer and gyroscope. These registers are:

- for the accelerometer:
  - user offset ACC\_DP\_OFF\_X, ACC\_DP\_OFF\_Y, and ACC\_DP\_OFF\_Z
  - user sensitivity error ACC\_DP\_DGAIN\_X, ACC\_DP\_DGAIN\_Y, and ACC\_DP\_DGAIN\_Z
- for the gyroscope:
  - user offset GYR\_DP\_OFF\_X, GYR\_DP\_OFF\_Y, and GYR\_DP\_OFF\_Z
  - user sensitivity error GYR\_DP\_DGAIN\_X, GYR\_DP\_DGAIN\_Y, and GYR\_DP\_DGAIN\_Z

It is strongly recommended to update the registers only when the sensors, that means accelerometer and gyroscope, are disabled to avoid settling of the respective signal, that means either accelerometer or gyroscope, after the values are updated.

Note: the self-calibration for the gyroscope described in section 5.13 can write, depending on the configuration, directly into the registers for compensation of user offset and/or user sensitivity error for the gyroscope. The user must take care of saving these values on the host and either perform compensation on the host or by the device through writing the values for user sensitivity error and user offset registers for the gyroscope after each power-on-reset and soft-reset.

Note: as a prerequisite for self-calibration, gyroscope user offset and user sensitivity error registers must be cleared out before each self-calibration execution.

## 5.13 Self Calibration (CRT)

The device offers self-calibration for the gyroscope sensitivity error and the gyroscope offset. Self-calibration to reduce the gyroscope sensitivity error is also known as component re-trim (CRT).

Configuration of the Self Calibration The self-calibration sequence can be configured with EXT.GYR\_SC\_SELECT. sens\_en and EXT.GYR\_SC\_SELECT.offs\_en to calibrate either both gyroscope sensitivity error and gyroscope offset or only one of them. If both gyroscope characteristics are desired to be calibrated, the device is calibrated first for the gyroscope sensitivity error followed by the gyroscope offset. The default configuration of calibrating both gyroscope characteristics can be changed by writing 0b0 to EXT.GYR\_SC\_SELECT.sens\_en or EXT.GYR\_SC\_SELECT.offs\_en. By default, the results of the self-calibration are written to data path registers GYR\_DP\_DGAIN\_X, GYR\_DP\_DGAIN\_Y and GYR\_DP\_DGAIN\_Z for the sensitivity error and GYR\_DP\_OFF\_X, GYR\_DP\_OFF\_Y and GYR\_DP\_OFF\_Z for the offset. By setting EXT.GYR\_SC\_SELECT.apply\_corr to 0b0, the update of the data path registers can be suppressed.

The device monitors the motion that is imposed by the context onto the device. The sensitivity of this motion detection can be configured through EXT.GYR\_MOT\_DET.slope. Note: this configuration of the detection of any motion is also used by the device self test.

Prerequisites for the Self Calibration Before initiating the self-calibration, it should be checked for an on-going self-calibration or self-test by reading FEATURE\_IO1.state. When the value is 0b00, a self-calibration can be initiated. As long as FEATURE\_IO1.state is not 0b00, this bit shall be polled by re-reading until the value turns to 0b00. To start a self-calibration, the accelerometer is required to be enabled (already) in high performance mode with a sample rate ACC\_CONF.acc\_odr preferred in the range of 25 Hz up to 200 Hz. The alternative sensor configurations for accelerometer and gyroscope must be disabled by setting ALT\_ACC\_CONF.alt\_acc\_mode and ALT\_GYR\_CONF.alt\_gyr\_mode to 0b0, respectively. Then, a self-calibration can be initiated. Note: if the command for a self-calibration is sent once or multiple times while FEATURE\_IO1.state has the value 0b01, 0b10 and 0b11, the command is ignored.

**Execution of the Self Calibration** The device shall be kept in a still orientation while the self-calibration is running and shall not be exposed to noise and distortion. The self calibration can be started by writing 0x0101 to the register CMD. After initiating the self-calibration, the device shall not be re-configured until the end of self-calibration procedure is reported.

The start of the self-calibration disables immediately the output of gyroscope sensor samples (data). During the execution of the self-calibration, the gyroscope sensor output in the data registers as well as in the FIFO data buffer is invalid, however, accelerometer output is still valid. The output of any previously enabled advanced features of Section 5.8 will still be provided during self-calibration. The duration of the self-calibration for standard settings is approximately 350 ms for the measurement of the re-scaling for the angular rate and 80 ms for the gyroscope offset measurement.

The state of the self-calibration can be determined by checking FEATURE\_IO1.sc\_st\_complete. An ongoing self-calibration is reflected by 0b0 while 0b1 is reported when it is completed. An ongoing self-calibration is also reflected in the register field FEATURE\_IO1.state with the value 0b01. The completion of the self-calibration is also reported in FEATURE\_IO1.error\_status with the value 0x5. The success of the self-calibration is reported in the register field FEATURE\_IO1.gyro\_sc\_result with 0b1, a failure with 0b0. Depending on the configuration EXT.GYR\_SC\_SELECT. apply\_corr of the self-calibration, the data path registers are updated automatically. The sequence of executing the self-calibration is summarized in Figure 25.




Figure 25: Self-Calibration Start Sequence

Note: the results of the self-calibration in the data path registers should to be saved by the host to a non-volatile storage to allow restoring them after a power down or soft reset of the device.

**Abort the Self Calibration** A running self-calibration can be aborted by sending the command 0x0200 to CMD. Then, FEATURE\_IO1.state can be checked for any state different than 0b01 and the device reports in FEATURE\_IO1. error\_status the value 0x9. The sequence to abort the self-calibration is detailed in Figure 26.




Figure 26: Self-Calibration Abortion Sequence

#### Self Test 5.14

The self-test of the device checks for a correct function of the accelerometer as well as the gyroscope. The execution of the self-test expects the following prerequisites to be fulfilled:

- for the gyroscope self-test, the accelerometer must be configured to high performance mode at least, and
- the alternative sensor configurations for accelerometer and gyroscope must be disabled by setting ALT\_ACC\_CONF. alt\_acc\_mode and ALT\_GYR\_CONF.alt\_gyr\_mode to 0b0, respectively.

The self-test for the accelerometer and the gyroscope is initiated by writing the command 0x0100 to the register CMD. It is possible to configure the self test to check only the accelerometer or the gyroscope by disabling either the gyroscope with EXT.ST\_SELECT.gyr\_st\_en to 0b0 or the accelerometer with EXT.ST\_SELECT.acc\_st\_en to 0b0, respectively. Depending on the configuration, the self test takes from  $100\,\mathrm{ms}$  for the only the accelerometer up to  $350\,\mathrm{ms}$  for both sensors.

Once a self test is initiated, the output of data of the device to the registers and FIFO data buffer as well as all features are disabled. While the self-test is in progress, the host is not allowed to modify the configuration of the device. The device reports in the register field FEATURE\_IO1.sc\_st\_complete with 0b1 when the self-test is completed. The result of the self-test can be determined by evaulating the register field FEATURE\_IO1.st\_result. In case the self-test failed, detailed information about the sensor and axis causing the failure can be obtained by reading from EXT.ST\_RESULT. After a completed self test, a soft reset or power cycle of the device is not required.

The device monitors the motion the device is exposed to while executing the self-test. The sensitivity of this motion detection can be configured through EXT.GYR\_MOT\_DET.slope. Note: this configuration of the detection of any motion is

also used by the device self calibration.

## 5.15 I3C Timing Control

The device supports time control modes as defined by the MIPI I3C<sup>SM</sup> standard. As defined by the I3C specification, the device supports timing control for both synchronous systems and events called synchronous mode as well as for asynchronous systems and events called asynchronous basic mode. The modes can be configured, entered, and left using I3C common command codes (CCCs).

**Mode for Asynchronous Systems and Events** The device supports the asynchronous basic mode of timing control (asynchronous mode 0) as defined in the MIPI I3C<sup>SM</sup> specification. For entering the asynchronous mode 0, the host sends the CCC SETXTIME with the defining byte 0xDF. For exiting the asynchronous mode 0, the host sends the CCC SETXTIME with sub-command 0xFF.

**Mode for Synchronous Systems and Events** The main idea of the synchronous mode is to configure the sensor for synchronization first and then issue periodically synchronization messages to keep the sensor device synchronized with the host device. The data ready interrupts of accelerometer, gyroscope and temperature sensor are aligned with respect to sample rate and phase. The synchronization process is divided into the two phases configuration and run-time. Note: this mode

- cannot be used together with when the automatic operation mode switch is enabled,
- cannot be enabled while a self-test is ongoing, and
- aborts an on-going self-calibration when this mode is enabled.

Note: if a self-test is in progress while this mode is requested to be enabled, the synchronous timing control will be enabled only after the self-test is finished.

The mode for synchronous systems and events has to be configured for the serial interface with the CCC SETXTIME, and the data processing control FEATURE\_IO0.i3c\_sync\_en. To have the serial interface entering the synchronous mode, the host sends the CCC SETXTIME with any of the sub-command 0x3F, 0x9F, or 0x8F. The argument of the subcommand is ignored, if the device is not in the synchronous mode. To enter the timing control in synchronous mode and to set the time period and the phase value 0xABCD, the host needs to send the two CCCs SETXTIME 0x3F|0x9F|0x8F followed by two dummy bytes and then SETXTIME 0x3F 0xABCD. Another possibility for the host to configure the synchronous mode is to read or write the synchronous mode parameters T\_Ph, TU, and ODR directly via the registers I3C\_TC\_SYNC\_TPH, I3C\_TC\_SYNC\_TU, and I3C\_TC\_SYNC\_ODR, respectively. Before sending I3C synchronization messages, the synchronous mode needs to be enabled for the data processing by setting FEATURE\_I00.i3c\_sync\_en to 0b1. For exiting the synchronous mode, the host sets FEATURE\_I00.i3c\_sync\_en to 0b0 to disable the I3C data processing and sends the CCC SETXTIME with sub-command 0xFF to control the serial interface of the device.

**Configuration** During the configuration phase the parameters sample rate (ODR), time period and phase (T\_Ph) and time unit (TU) have to be configured by the host:

- **ODR** The ODR command selects the enforced ODR. The payload of this command consists of one byte. The format of the ODR payload equals the ACC\_CONF.acc\_odr register. The minimum and maximum configurable sample rate for synchronous timing control is in the range of 6.25 Hz up to 800 Hz. If the configuration is selected beyond this range, the default sample rate of 100 Hz is configured. Example: ODR payload = 0x8 means 100 Hz.
- **T\_ph** The time period and phase (T\_ph) command provides the number of samples that are included between two successive synchronization messages.
- **TU** The TU command configures the resolution ratio of the delay, given by DT command.

During the configuration phase the command ODR, TPH and TU are updated by the CCC SETXTIME in I3C mode. The host is allowed to alter I3C\_TC\_SYNC\_TPH, I3C\_TC\_SYNC\_TU, and I3C\_TC\_SYNC\_ODR whenever required at any time. However, the new values take effect only active after sending configuration change command 0x201 for synchronous

timing control to the register CMD. With a ST or DT message, any change of the configuration will become effective for this device.

Before entering the Runtime phase, the sync for sensor feature must be enabled by FEATURE\_IO0.i3c\_sync\_en.

Note: while timing control synchronous is enabled, the configuration of the sample rate of the accelerometer and gyroscope must not be modified through ACC\_CONF.acc\_odr and GYR\_CONF.gyr\_odr, respectively. Any change to these values is ignored and will be overwritten by the device, and this is reported in FEATURE\_IO1.error\_status with a value of 0xF. The configuration of the sample rate has to be done either through the register I3C\_TC\_SYNC\_ODR or the corresponding CCC.

**Run Time Operation** In the run-time phase, the host issues periodically synchronization messages to the sensor. These messages consist of two inter-related commands. First, the ST command selects a START event as reference for calculating the next synchronization period. Afterwards the DT command is sent by the host validating the ST and providing a delay time information to adjust the START event. If both commands are received, the sensor can update its clock parameters.

ST The sync tick command identifies the transaction START event. It has no payload.

**DT** The DT command delivers the delay time between the ST message and the correct START moment. It has one byte of payload. The MSB of the payload indicates that the delay time is valid (0) or that this sync procedure is aborted (1). If the delay is valid, the remaining 7 bits indicate the number of resolution steps between ST and the correct START event, see the description of TU.

For a more detailed description of the synchronization protocol see the MIPI I3C<sup>SM</sup> specification.

**ODR Configuration Error** The synchronous mode feature will operate in the correct manner only when the user follows the constraints on the supported sample rates. The device checks continuously for matching values of sample rates. If the value for one of the signals acceleration, angular rate or temperature is not within the limits, the i3c\_error bit is set. The conditions for return an I3C error for an invalid sample rate (ODR) is detailed in Figure 27.




Figure 27: Conditions for I3C Sample Rate (ODR) Configuration Errors

**Output Details** After enabling the synchronous timing control feature for I3C, the sensor data is available in the FIFO data buffer. Furthermore, the current valid sample set can be obtained via the extended register map from EXT.SYNC\_ACC\_X to EXT.SYNC\_TIME. No valid data will be available in data registers ACC\_DATA\_X to TEMP\_DATA. The format of the data in the FIFO data buffer is the same as in any other mode. That means, sensors that are not enabled will not appear in the FIFO data frame, see Section. 5.7.

#### 5.16 Device Status

The device reports its status through

- the register ERR\_REG for hardware errors:
  - Illegal configurations in the registers ACC\_CONF and GYR\_CONF will result in an error code in the fields ERR\_REG. acc\_conf\_err and ERR\_REG.gyr\_conf\_err, respectively. In this case, the content of the corresponding data register is undefined. For details, please refer to Section 5.6.
  - I3C errors are reported with ERR\_REG.i3c\_error0 and ERR\_REG.i3c\_error3. For details, please refer to Section 7.2.4.
- the register STATUS for availability information: for details, please check Section 5.6.
- the register FEATURE\_IO\_STATUS for advanced feature information
- the register FEATURE\_DATA\_STATUS for the status of the configuration interface for the advanced features
- the register FEATURE\_ENGINE\_STATUS for hardware errors of the feature engine

Reserved bits in these registers are for Bosch Sensortec internal purposes only and can be ignored safely.

### 5.17 Soft Reset

A soft reset can be initiated at any time by writing the command softreset 0xDEAF to the register CMD. The softreset performs a fundamental reset to the device which is largely equivalent to a power cycle. Following a delay, all user configuration settings are overwritten with their default state wherever applicable. To access the serial interface with any of the protocols SPI, I3C or I<sup>2</sup>C after a soft reset, the same timing constraints apply as for power on, see Chapter 3 for details.

# 6 Memory Map

The device can be operated for all standard features directly through registers. The registers are described in the register map in Section 6.1. The configuration and extended outputs of the advanced features provided by the feature engine can be accessed through the extended register map. The layout of the extended registers is described in Section 6.2.

For all data read from registers, content marked as reserved must be ignored. If only the first byte of a register contains non-reserved data, the upper byte is not required to be read.

When performing an update of a register with fields marked as reserved (partial update), a read-modify-write approach has to be followed to write the content of a register. That means, for a write access to a register with reserved content, the whole register must be read, then the desired content must be updated and the content written (back) to the register to avoid overwriting the reserved part with undefined content. This is especially important for the extended register map where many configurations are located.

## 6.1 Register Map Description

The description of the register map is split into the overview of the register map and a detailed description for each register. The usage of the registers FEATURE\_IO0 to FEATURE\_IO3 together with the register FEATURE\_IO\_STATUS is explained in Section. 5.8. The access to the extended register map through the registers FEATURE\_DATA\_ADDR, FEATURE\_DATA\_TX and FEATURE\_DATA\_STATUS is explained in Section 6.2.

# 6.1.1 Register Map Overview

Table 36 provides an overview of the register map of the device.

Table 36: Register map overview

	Legend			Read	l-only			Read	/Write			Write	e-only		Reserved			
Addr	Name	Reset value	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0x00	CHIP_ID	0x0043				rese	rved							chi				
0x01	ERR_REG	0x0000		rese	erved		i3c_er	rese	erved	i3c_er	reserved	gyr_co	acc_co	feat_e	reserved	feat_e	reserved	fatal_err
0x02	STATUS	0x0001				rese	rved				drdy_acc	drdy_gyr	drdy_temp		rese	erved		por_de
0x03	ACC_DATA_X	0x8000		acc_x														
0x04	ACC_DATA_Y	0x8000		acc_y														
0x05	ACC_DATA_Z	0x8000		acc_z														
0x06	GYR_DATA_X	0x8000		gyr_x														
0x07	GYR_DATA_Y	0x8000								gy	r_y							
0x08	GYR_DATA_Z	0x8000								gy	r_z							
0x09	TEMP_DATA	0x8000		temp_data														
0x0A	SENSOR_TIME_0	0x0000								sensor_ti	me_15_0							
0x0B	SENSOR_TIME_1	0x0000								sensor_tii	me_31_16							
0x0C	SAT_FLAGS	0x0000					rese	erved		satf_g					satf_g	satf_a	satf_a	satf_a
0x0D	INT_STATUS_INT1	0x0000	int1_f	int1_fwm	int1_a	int1_g	int1_t	int1_e	int1_i3c	int1_tap	int1_tilt	int1_s	int1_s	int1_s	int1_o	int1_flat	int1_a	int1_n
0x0E	INT_STATUS_INT2	0x0000	int2_f	int2_fwm	int2_a	int2_g	int2_t	int2_e	int2_i3c	int2_tap	int2_tilt	int2_s	int2_s	int2_s	int2_o	int2_flat	int2_a	int2_n
0x0F	INT_STATUS_IBI	0x0000	ibi_ffull	ibi_fwm	ibi_ac	ibi_gy	ibi_te	ibi_er	ibi_i3c	ibi_tap	ibi_tilt	ibi_si	ibi_st	ibi_st	ibi_or	ibi_flat	ibi_an	ibi_no
0x10	FEATURE_IO0	0x0000	i3c_sy	tap_de	tap_de	tap_de	tilt_en	sig_mo	step_c	step_d	orienta	flat_en	any_mo	any_mo	any_mo	no_mot	no_mot	no_mot
0x11	FEATURE_IO1	0x0000		reserved		sta	ate								_status			
0x12	FEATURE_IO2	0x0000								step_cour	nter_out_0							
0x13	FEATURE_IO3	0x0000								step_cour	nter_out_1							
0x14	FEATURE_IO_STATUS	0x0018								reserved								feature
0x15	FIFO_FILL_LEVEL	0x0000			reserved								fifo_fill_leve	I				
0x16	FIFO_DATA	0x0000								fifo_	data							
	-	-								rese	rved							
0x20	ACC_CONF	0x0028	reserved		acc_mode		reserved	ã	acc_avg_nui	m	acc_bw		acc_range			acc	_odr	
0x21	GYR_CONF	0x0048	reserved		gyr_mode		reserved	8	gyr_avg_nur	n	gyr_bw		gyr_range			gyr	_odr	
	-	-	reserved															
0x28	ALT_ACC_CONF	0x3206	reserved	a	alt_acc_mod	le	reserved	alt	_acc_avg_n	um		rese	erved			alt_a	cc_odr	
0x29	ALT_GYR_CONF	0x1206	reserved	ä	alt_gyr_mod	e	reserved	alt	_gyr_avg_n			rese	erved			alt_g	yr_odr	
0x2A	ALT_CONF	0x0000				reserved				alt_rs		reserved		alt_gy	reserved			alt_ac
0x2B	ALT_STATUS	0x0000						reserved						alt_gy		reserved		alt_ac

Table 36: Register map overview (continued)

	Legend			Read	d-only			Read	/Write			Write	e-only		Reserved					
Addr	Name	Reset value	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
	-	-	reserved																	
0x35	FIFO_WATERMARK	0x0000		reserved fifo_watermark																
0x36	FIFO_CONF	0x0000		rese	erved		fifo_t	fifo_g	fifo_a	fifo_t				reserved				fifo_s		
0x37	FIFO_CTRL	0x0000								reserved								fifo_f		
0x38	IO_INT_CTRL	0x0000			reserved			int2_o	int2_od	int2_lvl			reserved			int1_o	int1_od	int1_lvl		
0x39	INT_CONF	0x0000								reserved								int_latch		
0x3A	INT_MAP1	0x0000	tilt_	_out	sig_mo	tion_out	step_co	unter_out	step_det	ector_out	orienta	tion_out	flat	_out	any_mo	otion_out	no_mo	tion_out		
0x3B	INT_MAP2	0x0000	fifo_f	ull_int	fifo_wate	ermark_int	acc_d	lrdy_int	gyr_d	rdy_int	temp_	drdy_int	err_s	status	i3c	_out	tap	_out		
•••	-	-								rese	erved									
0x40	FEATURE_CTRL	0x0000								reserved								engine_en		
0x41	FEATURE_DATA_ADDR	0x0000			reserved							(	data_addres	s						
0x42	FEATURE_DATA_TX	0x0000								data_t	x_value									
0x43	FEATURE_DATA_STATUS	0x0000							rese	erved							data_t	data_o		
	-	-								rese	erved									
0x45	FEATURE_ENGINE_STATUS	0x0000					rese	erved					watchdo	disable	data_t	reserved	overload	sleep		
•••	<u>-</u>	-								rese	erved									
0x47	FEATURE_EVENT_EXT	0x0000					rese	erved					t_tap	d_tap	s_tap	orienta	orientati	on_port		
		-									erved									
0x4F	IO_PDN_CTRL	0x0000								reserved								anaio		
0x50	IO_SPI_IF	0x0000								reserved					15.15			spi3_en		
0x51	IO_PAD_STRENGTH	0x000A						rese	erved						if_i2c		if_drv			
0x52	IO_I2C_IF	0x0000							rese	erved								watchdo		
0x53	IO_ODR_DEVIATION	0x0000						reserved								odr_deviatio	n			
										rese	erved									
0x60	ACC_DP_OFF_X	0x0000	rese	erved							acc_d	p_off_x			1 .					
0x61	ACC_DP_DGAIN_X	0x0000				rese	erved				<u> </u>			acc_dp_	_dgain_x					
0x62	ACC_DP_OFF_Y	0x0000	rese	erved							acc_d	p_off_y								
0x63	ACC_DP_DGAIN_Y	0x0000				rese	erved				L			acc_dp_	_dgain_y					
0x64	ACC_DP_OFF_Z	0x0000	rese	erved							acc_d	p_off_z								
0x65	ACC_DP_DGAIN_Z	0x0000					erved								_dgain_z					
0x66	GYR_DP_OFF_X	0x0000			rese	erved							gyr_d <sub>l</sub>	o_off_x						
0x67	GYR_DP_DGAIN_X	0x0000					reserved								yr_dp_dgain	ı_X				
0x68	GYR_DP_OFF_Y	0x0000			rese	erved							gyr_d <sub>l</sub>	o_off_y						
0x69	GYR_DP_DGAIN_Y	0x0000					reserved								yr_dp_dgain	ı_y				
0x6A	GYR_DP_OFF_Z	0x0000			rese	erved							gyr_d <sub>l</sub>	o_off_z						
0x6B	GYR_DP_DGAIN_Z	0x0000					reserved							g)	yr_dp_dgain	ı_z				

Table 36: Register map overview (continued)

	Legend			Read	l-only			Read/Write			Write-only			Reserved				
Addr	Name	Reset value	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	-	-								rese	erved							
0x70	I3C_TC_SYNC_TPH	0x0000								i3c_tc_s	sync_tph							
0x71	I3C_TC_SYNC_TU	0x0000				rese	erved							i3c_tc_	sync_tu			
0x72	I3C_TC_SYNC_ODR	0x0000				rese	erved							i3c_tc_s	ync_odr			
	-	-								rese	erved							
0x7E	CMD	0x0000	cmd															
0x7F	CFG_RES	0x0000	value	_two					reserved							value_one		

# 6.1.2 Register Map Details

Register (0x00) chip\_id

Description: Device identification code. Only bits 0 to 7 contain valid information, the contents of bits 8 to 15 must be ignored.

Bit	15	14	13	12	11	10	9	8		
Read/Write	R	R	R	R	R	R	R	R		
Reset Value	0	0	0	0	0	0	0	0		
Content		reserved								

Bit	7	6	5	4	3	2	1	0		
Read/Write	R	R	R	R	R	R	R	R		
Reset Value	0	1	0	0	0	0	1	1		
Content		chip_id								

<sup>■</sup> reserved:write 0x0.

<sup>•</sup> CHIP\_ID.chip\_id: (bit offset: 0, bit width: 8) Chip identifier

### Register (0x01) err\_reg

**Description:** Reports sensor error conditions

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R/W	R	R	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		rese	rved		i3c_er	rese	rved	i3c_er

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R/W	R	R/W	R	R
Reset	0	0	0	0	0	0	0	0
Value				-				-
Content	reserved	gyr_co	acc_co	feat_e	reserved	feat_e	reserved	fatal_err

- reserved:write 0x0.
- ERR\_REG. fatal\_err: (bit offset: 0, bit width: 1) Fatal Error, chip is not in operational state (Boot-, power-system). This flag will be reset only by power-on-reset or softreset.
- ERR\_REG. feat\_eng\_ovrld: (bit offset: 2, bit width: 1) Overload of the feature engine detected. This flag is clear-on-
- ERR\_REG.feat\_eng\_wd: (bit offset: 4, bit width: 1) Watchdog timer of the feature engine triggered. This flag is clear-on-read.
- ERR\_REG.acc\_conf\_err: (bit offset: 5, bit width: 1) Unsupported accelerometer configuration set by user. This flag will be reset when configuration has been corrected.
- ERR\_REG.gyr\_conf\_err: (bit offset: 6, bit width: 1) Unsupported gyroscope configuration set by user. This flag will be reset when configuration has been corrected.
- ERR\_REG.i3c\_error0: (bit offset: 8, bit width: 1) SDR parity error or read abort condition (maximum clock stall time for I3C Read Trasfer) occurred. This flag is a clear-on-read type. It is cleared automatically once read. Refer to the MIPI I3C specification chapter 'Master Clock Stalling' for detail info regarding the read abort condition.
- ERR\_REG.i3c\_error3: (bit offset: 11, bit width: 1) S0/S1 error occurred. When S0/S1 error occurs, the slave will recover automatically after 60 us as if we see a HDR-exit pattern on the bus while the flag will persist for notification purpose. This flag is clear-on-read type. It is cleared automatically once read.

## Register (0x02) status

**Description:** Sensor status flags

Bit	15	14	13	12	11	10	9	8			
Read/Write	R	R	R	R	R	R	R	R			
Reset	0	0	0	0	0	0	0	0			
Value	U	U	U	U	U	U	U	0			
Content		reserved									

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	1
Value	U	U	U	U	U	U	U	1
Content	drdy_acc	drdy_gyr	drdy_temp		por_de			

- reserved:write 0x0.
- STATUS.por\_detected: (bit offset: 0, bit width: 1) '1' after device power up or soft-reset. This flag is clear-on-read.
- STATUS.drdy\_temp: (bit offset: 5, bit width: 1) Data ready for Temperature. This flag is clear-on-read.
- STATUS.drdy\_gyr: (bit offset: 6, bit width: 1) Data ready for Gyroscope. This flag is clear-on-read.
- STATUS.drdy\_acc: (bit offset: 7, bit width: 1) Data ready for Accelerometer. This flag is clear-on-read.

# Register (0x03) acc\_data\_x

**Description:** Acceleration sample, x channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8		
Read/Write	R	R	R	R	R	R	R	R		
Reset	1	0	0	0	0	0	0	0		
Value	1	U	U	U	U	U	U	U		
Content		acc_x								

Bit	7	6	5	4	3	2	1	0		
Read/Write	R	R	R	R	R	R	R	R		
Reset	0	0	0	0	0	0	0	0		
Value	U	U	U	U	U	U	U	0		
Content		acc_x								

ACC\_DATA\_X.acc\_x: (bit offset: 0, bit width: 16)

# Register (0x04) acc\_data\_y

**Description:** Acceleration sample, y channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8		
Read/Write	R	R	R	R	R	R	R	R		
Reset	1	0	0	0	0	0	0	0		
Value	1	U	U	U	U	U	U	0		
Content		acc_y								

Bit	7	6	5	4	3	2	1	0		
Read/Write	R	R	R	R	R	R	R	R		
Reset	0	0	0	0	0	0	0	0		
Value	U	U	U	U	U	U	U	U		
Content		acc_y								

ACC\_DATA\_Y.acc\_y: (bit offset: 0, bit width: 16)

# Register (0x05) acc\_data\_z

**Description:** Acceleration sample, z channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8		
Read/Write	R	R	R	R	R	R	R	R		
Reset	1	0	0	0	0	0	0	0		
Value	1	U	U	U	U	U	U	0		
Content		acc_z								

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	acc_z							

ACC\_DATA\_Z.acc\_z: (bit offset: 0, bit width: 16)

# Register (0x06) gyr\_data\_x

**Description:** Angular rate sample, x channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	1	0	0	0	0	0	0	0
Value	1	U	U	U	U	U	U	U
Content		gyr_x						

Bit	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		gyr_x							

• GYR\_DATA\_X.gyr\_x: (bit offset: 0, bit width: 16)

# Register (0x07) gyr\_data\_y

Description: Angular rate sample, y channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	1	0	0	0	0	0	0	0
Value	1	U	U	U	U	U	U	U
Content		gyr_y						

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	gyr_y							

• GYR\_DATA\_Y.gyr\_y: (bit offset: 0, bit width: 16)

# Register (0x08) gyr\_data\_z

Description: Angular rate sample, z channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	1	0	0	0	0	0	0	0
Value	1	U	U	U	U	U	U	U
Content		gyr_z						

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content		gyr_z						

• GYR\_DATA\_Z.gyr\_z: (bit offset: 0, bit width: 16)

## Register (0x09) temp\_data

Description: Temperature Data. The resolution is 512 LSB/K. 0x0000 -> 23°C 0x8000 -> invalid

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset Value	1	0	0	0	0	0	0	0
Content	temp_data							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	temp_data							

<sup>■</sup> TEMP\_DATA.temp\_data: (bit offset: 0, bit width: 16) Temperature value. T (°C) := temp\_data/512 + 23

Register (0x0A) sensor\_time\_0

Description: Sensor time, least significant word (15:0)

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	0	0			U		O	
Content	sensor_time_15_0							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	sensor_time_15_0							

■ SENSOR\_TIME\_0.sensor\_time\_15\_0: (bit offset: 0, bit width: 16) Least significant word of the sensor time (15:0) where 1 LSB corresponds to 39.0625 us

Register (0x0B) sensor\_time\_1

Description: Sensor time, most significant word (31:16)

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	sensor_time_31_16							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value								
Content	sensor_time_31_16							

■ SENSOR\_TIME\_1.sensor\_time\_31\_16: (bit offset: 0, bit width: 16) Most significant word of the sensor time (31:16)

Register (0x0C) sat\_flags

**Description:** Saturation flags for each sensor and axis

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	reserved		satf_g	satf_g	satf_g	satf_a	satf_a	satf_a

- reserved:write 0x0.
- SAT\_FLAGS.satf\_acc\_x: (bit offset: 0, bit width: 1) Saturation flag for the accelerometer x axis in the default axes configuration
- SAT\_FLAGS.satf\_acc\_y: (bit offset: 1, bit width: 1) Saturation flag for the accelerometer y axis in the default axes configuration
- SAT\_FLAGS.satf\_acc\_z: (bit offset: 2, bit width: 1) Saturation flag for the accelerometer z axis in the default axes configuration
- SAT\_FLAGS.satf\_gyr\_x: (bit offset: 3, bit width: 1) Saturation flag for the gyroscope x axis in the default axes configuration
- SAT\_FLAGS.satf\_gyr\_y: (bit offset: 4, bit width: 1) Saturation flag for the gyroscope y axis in the default axes configuration
- SAT\_FLAGS.satf\_gyr\_z: (bit offset: 5, bit width: 1) Saturation flag for the gyroscope z axis in the default axes configuration

Register (0x0D) int\_status\_int1

**Description:** INT1 Status Register. This register is clear-on-read.

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	int1_f	int1_fwm	int1_a	int1_g	int1_t	int1_e	int1_i3c	int1_tap

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	int1_tilt	int1_s	int1_s	int1_s	int1_o	int1_flat	int1_a	int1_n

- INT\_STATUS\_INT1.int1\_no\_motion: (bit offset: 0, bit width: 1) No motion detection output
- INT\_STATUS\_INT1.int1\_any\_motion: (bit offset: 1, bit width: 1) Any motion detection output
- INT\_STATUS\_INT1.int1\_flat: (bit offset: 2, bit width: 1) Flat detection output
- INT\_STATUS\_INT1.int1\_orientation: (bit offset: 3, bit width: 1) Orientation detection output
- INT\_STATUS\_INT1.int1\_step\_detector: (bit offset: 4, bit width: 1) Step detector output
- INT\_STATUS\_INT1.int1\_step\_counter: (bit offset: 5, bit width: 1) Step counter watermark output
- INT\_STATUS\_INT1.int1\_sig\_motion: (bit offset: 6, bit width: 1) Sigmotion detection output
- INT\_STATUS\_INT1.int1\_tilt: (bit offset: 7, bit width: 1) Tilt detection output
- INT\_STATUS\_INT1.int1\_tap: (bit offset: 8, bit width: 1) Tap detection output
- INT\_STATUS\_INT1.int1\_i3c: (bit offset: 9, bit width: 1) I3C tc sync data ready interrupt
- INT\_STATUS\_INT1.int1\_err\_status: (bit offset: 10, bit width: 1) Feature engine error or status change
- INT\_STATUS\_INT1.int1\_temp\_drdy: (bit offset: 11, bit width: 1) Temperature data ready interrupt
- INT\_STATUS\_INT1.int1\_gyr\_drdy: (bit offset: 12, bit width: 1) Gyroscope data ready interrupt
- INT\_STATUS\_INT1.int1\_acc\_drdy: (bit offset: 13, bit width: 1) Accelerometer data ready interrupt
- INT\_STATUS\_INT1.int1\_fwm: (bit offset: 14, bit width: 1) FIFO watermark interrupt
- INT\_STATUS\_INT1.int1\_ffull: (bit offset: 15, bit width: 1) FIFO full interrupt

Register (0x0E) int\_status\_int2

**Description:** INT2 Status Register. This register is clear-on-read.

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	int2_f	int2_fwm	int2_a	int2_g	int2_t	int2_e	int2_i3c	int2_tap

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	int2_tilt	int2_s	int2_s	int2_s	int2_o	int2_flat	int2_a	int2_n

- INT\_STATUS\_INT2.int2\_no\_motion: (bit offset: 0, bit width: 1) No motion detection output
- INT\_STATUS\_INT2.int2\_any\_motion: (bit offset: 1, bit width: 1) Any motion detection output
- INT\_STATUS\_INT2.int2\_flat: (bit offset: 2, bit width: 1) Flat detection output
- INT\_STATUS\_INT2.int2\_orientation: (bit offset: 3, bit width: 1) Orientation detection output
- INT\_STATUS\_INT2.int2\_step\_detector: (bit offset: 4, bit width: 1) Step detector output
- INT\_STATUS\_INT2.int2\_step\_counter: (bit offset: 5, bit width: 1) Step counter watermark output
- INT\_STATUS\_INT2.int2\_sig\_motion: (bit offset: 6, bit width: 1) Sigmotion detection output
- INT\_STATUS\_INT2.int2\_tilt: (bit offset: 7, bit width: 1) Tilt detection output
- INT\_STATUS\_INT2.int2\_tap: (bit offset: 8, bit width: 1) Tap detection output
- INT\_STATUS\_INT2.int2\_i3c: (bit offset: 9, bit width: 1) I3C tc sync data ready interrupt
- INT\_STATUS\_INT2.int2\_err\_status: (bit offset: 10, bit width: 1) Feature engine error or status change
- INT\_STATUS\_INT2.int2\_temp\_drdy: (bit offset: 11, bit width: 1) Temperature data ready interrupt
- INT\_STATUS\_INT2.int2\_gyr\_drdy: (bit offset: 12, bit width: 1) Gyroscope data ready interrupt
- INT\_STATUS\_INT2.int2\_acc\_drdy: (bit offset: 13, bit width: 1) Accelerometer data ready interrupt
- INT\_STATUS\_INT2.int2\_fwm: (bit offset: 14, bit width: 1) FIFO watermark interrupt
- INT\_STATUS\_INT2.int2\_ffull: (bit offset: 15, bit width: 1) FIFO full interrupt

Register (0x0F) int\_status\_ibi

Description: I3C IBI Status Register. This register is clear-on-read.

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value			, and the second		•		•	
Content	ibi_ffull	ibi_fwm	ibi_ac	ibi_gy	ibi_te	ibi_er	ibi_i3c	ibi_tap

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	ibi_tilt	ibi_si	ibi_st	ibi_st	ibi_or	ibi_flat	ibi_an	ibi_no

- INT\_STATUS\_IBI.ibi\_no\_motion: (bit offset: 0, bit width: 1) No motion output
- INT\_STATUS\_IBI.ibi\_any\_motion: (bit offset: 1, bit width: 1) Any\_motion output
- INT\_STATUS\_IBI.ibi\_flat: (bit offset: 2, bit width: 1) Flat output
- INT\_STATUS\_IBI.ibi\_orientation: (bit offset: 3, bit width: 1) Orientation output
- INT\_STATUS\_IBI.ibi\_step\_detector: (bit offset: 4, bit width: 1) Step detector output
- INT\_STATUS\_IBI.ibi\_step\_counter: (bit offset: 5, bit width: 1) Step counter watermark output
- INT\_STATUS\_IBI.ibi\_sig\_motion: (bit offset: 6, bit width: 1) Sigmotion output
- INT\_STATUS\_IBI.ibi\_tilt: (bit offset: 7, bit width: 1) Tilt output
- INT\_STATUS\_IBI.ibi\_tap: (bit offset: 8, bit width: 1) Tap output
- INT\_STATUS\_IBI.ibi\_i3c: (bit offset: 9, bit width: 1) I3C tc sync data ready interrupt
- INT\_STATUS\_IBI.ibi\_err\_status: (bit offset: 10, bit width: 1) Feature engine error or status change
- INT\_STATUS\_IBI.ibi\_temp\_drdy: (bit offset: 11, bit width: 1) Temperature data ready interrupt
- INT\_STATUS\_IBI.ibi\_gyr\_drdy: (bit offset: 12, bit width: 1) Gyroscope data ready interrupt
- INT\_STATUS\_IBI.ibi\_acc\_drdy: (bit offset: 13, bit width: 1) Accelerometer data ready interrupt
- INT\_STATUS\_IBI.ibi\_fwm: (bit offset: 14, bit width: 1) FIFO watermark interrupt
- INT\_STATUS\_IBI.ibi\_ffull: (bit offset: 15, bit width: 1) FIFO full interrupt

### Register (0x10) feature\_io0

**Description:** Feature engine configuration, before setting/changing an active configuration the register must be cleared (set to 0)

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	i3c_sy	tap_de	tap_de	tap_de	tilt_en	sig_mo	step_c	step_d

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	orienta	flat_en	any_mo	any_mo	any_mo	no_mot	no_mot	no_mot

- FEATURE\_IO0.no\_motion\_x\_en: (bit offset: 0, bit width: 1) Enables no motion feature for X-axis
- FEATURE\_IO0.no\_motion\_y\_en: (bit offset: 1, bit width: 1) Enables no motion feature for Y-axis
- FEATURE\_IO0.no\_motion\_z\_en: (bit offset: 2, bit width: 1) Enables no motion feature for Z-axis
- FEATURE\_IO0.any\_motion\_x\_en: (bit offset: 3, bit width: 1) Enables any motion feature for X-axis
- FEATURE\_IO0.any\_motion\_y\_en: (bit offset: 4, bit width: 1) Enables any motion feature for Y-axis
- FEATURE\_IO0.any\_motion\_z\_en: (bit offset: 5, bit width: 1) Enables any motion feature for Z-axis
- FEATURE\_IO0.flat\_en: (bit offset: 6, bit width: 1) Enables flat feature
- FEATURE\_IO0.orientation\_en: (bit offset: 7, bit width: 1) Enables orientation feature
- FEATURE\_IO0.step\_detector\_en: (bit offset: 8, bit width: 1) Enables step detector feature
- FEATURE\_IO0.step\_counter\_en: (bit offset: 9, bit width: 1) Enables step counter feature
- FEATURE\_IO0.sig\_motion\_en: (bit offset: 10, bit width: 1) Enables significant motion feature
- FEATURE\_IOO.tilt\_en: (bit offset: 11, bit width: 1) Enables tilt feature
- FEATURE\_IO0.tap\_detector\_s\_tap\_en: (bit offset: 12, bit width: 1) Enables single tap feature
- FEATURE\_IO0.tap\_detector\_d\_tap\_en: (bit offset: 13, bit width: 1) Enables double tap feature
- FEATURE\_IO0.tap\_detector\_t\_tap\_en: (bit offset: 14, bit width: 1) Enables triple tap feature
- FEATURE\_IO0.i3c\_sync\_en: (bit offset: 15, bit width: 1) Enables I3C TC-sync feature.

Register (0x11) feature\_io1

Description: Feature engine I/O register 0

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	reserved			sta	ate	axis_m	rese	rved

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	sample:.	st_result	gyro_s	sc_st:.	error_status			

- reserved:write 0x0.
- FEATURE\_IO1.error\_status: (bit offset: 0, bit width: 4) Error and status information Following values can be set to or read from the field error\_status:

Value	Description
0b0000 (0x0)	Feature engine still inactive
0b0001 (0x1)	Feature engine activated
0b0011 (0x3)	Configuration string download failed
0b0101 (0x5)	No error
0b0110 (0x6)	Axis map command was not processed because either a sensor was active or self-calibration or self-test was ongoing
0b1000 (0x8)	I3C TC-sync error because either I3C TC-sync enable request was sent while auto-low-power feature was active or I3C TC-sync configuration command was sent with invalid TPH, TU and ODR values. For later case, invalid configuration parameters TPH, TU and ODR will not be used.
0b1001 (0x9)	Ongoing self-calibration (gyroscope only) or self-test (gyroscope only) was aborted. The command was aborted either due to device movements or due to the abort command (self-calibration only) or due to a request to enable I3C TC-sync feature (self-calibration only).
0b1010 (0xA)	Self-calibration (gyroscope only) command ignored because either self-calibration or self-test or I3C TC-sync was ongoing
0b1011 (0xB)	Self-test (accelerometer and/or gyroscope) command ignored because either self-calibration or self-test or I3C TC-sync was ongoing
0b1100 (0xC)	Self-calibration (gyroscope only) or self-test (accelerometer and/or gyroscope) command was not processed because pre-conditions were not met. Either accelerometer was not configured correctly (self-test and self-calibration gyroscope only) or auto-low-power feature was active.
0b1101 (0xD)	Auto-mode change feature was enabled or illegal sensor configuration change detected in ACC_CONF/GYR_CONF while self-calibration or self-test was ongoing. Self-calibration and self-test results may be inaccurate.
0b1110 (0xE)	I3C TC-sync enable request was sent while self-test (accelerometer and/or gyroscope) was ongoing. I3C TC-sync will be enabled at the end of self-test.
0b1111 (0xF)	Illegal sensor configuration change detected in ACC_CONF/GYR_CONF while I3C TC-sync was active. Sensors are re-configured is to requested I3C TC-sync ODR.

- FEATURE\_IO1.sc\_st\_complete: (bit offset: 4, bit width: 1) Self-calibration (gyroscope only) or self-test (accelerometer and/or gyroscope) execution status. 0 indicates that the procedure is ongoing. 1 indicates that the procedure is completed.
- FEATURE\_IO1.gyro\_sc\_result: (bit offset: 5, bit width: 1) Gyroscope self-calibration result (1=OK, 0=Not OK). Bit sc\_st\_complete should be 1 prior to reading this bit.
- FEATURE\_IO1.st\_result: (bit offset: 6, bit width: 1) Accelerometer and/or gyroscope self-test result (1=OK, 0=Not OK). Bit sc\_st\_complete should be 1 prior to reading this bit.
- FEATURE\_IO1.sample\_rate\_err: (bit offset: 7, bit width: 1) Insufficient sample rate for either 50Hz or 200Hz or I3C TC-sync feature
- FEATURE\_IO1.axis\_map\_complete: (bit offset: 10, bit width: 1) Axis mapping completed
- FEATURE\_IO1.state: (bit offset: 11, bit width: 2) Current state of the system Following values can be set to or read from the field state:

Value	Description
0b00 (0x0)	System in feature mode
0b01 (0x1)	System is executing self-calibration of gyroscope in feature mode
0b10 (0x2)	System in self-test mode
0b11 (0x3)	System in error mode

Register (0x12) feature\_io2

**Description:** Feature engine I/O register 1

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	0	
Content		step_counter_out_0							

Bit	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		step_counter_out_0							

- FEATURE\_IO2.startup\_config\_0: (bit offset: 0, bit width: 16) Before feature engine enable: Feature engine start-up configuration
- FEATURE\_IO2.step\_counter\_out\_0: (bit offset: 0, bit width: 16) After feature engine enable: Step counter value word-0 (low word)

## Register (0x13) feature\_io3

Description: Feature engine I/O register 2

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	0	
Content		step_counter_out_1							

Bit	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	0	U	U	U	U	U	U	U	
Content		step_counter_out_1							

- FEATURE\_IO3.startup\_config\_1: (bit offset: 0, bit width: 16) Before feature engine enable: Feature engine start-up configuration
- FEATURE\_IO3.step\_counter\_out\_1: (bit offset: 0, bit width: 16) After feature engine enable: Step counter value word-1 (high word)

# Register (0x14) feature\_io\_status

Description: Feature I/O synchronization status and trigger

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	0	0	0	0	0	0	
Content	reserved				feature			

- reserved:write 0x0.
- FEATURE\_IO\_STATUS.feature\_io\_status: (bit offset: 0, bit width: 1) On read: data has been written by the feature engine On write: data written by the host shall be sent to the feature engine

Register (0x15) fifo\_fill\_level

Description: FIFO fill state in words

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content		reserved					fifo_fill_level	

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content				fifo_fil	l_level			

- reserved:write 0x0.
- FIFO\_FILL\_LEVEL.fifo\_fill\_level: (bit offset: 0, bit width: 11) Current fill level of FIFO buffer An empty FIFO corresponds to 0x000. The word counter may be reset by reading out all frames from the FIFO buffer or when the FIFO is reset through fifo\_flush. The word counter is updated each time a complete frame was read or written.

Register (0x16) fifo\_data

Description: FIFO data output register

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	fifo_data							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value								
Content				fifo_	data			

• FIFO\_DATA.fifo\_data: (bit offset: 0, bit width: 16) FIFO read data (16 bits) Data format depends on the setting of register FIFO\_CONF. The FIFO data are organized in frames. The new data flag is preserved. Read burst access must be used, the address will not increment when the read burst reads at the address of FIFO\_DATA. When a frame is only partially read out it is retransmitted including the header at the next readout.

Register (0x20) acc\_conf

Description: Sets the output data rate, bandwidth, range and the mode of the accelerometer

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R/W	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value					Ŭ		•	
Content	reserved		acc_mode		reserved	;	acc_avg_num	1

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	1	0	1	0	0	0
Content	acc_bw		acc_range			acc	_odr	

- reserved:write 0x0.
- ACC\_CONF.acc\_odr: (bit offset: 0, bit width: 4) Sample rate (ODR) in Hz Following values can be set to or read from the field acc\_odr:

Value	Description
0b0001 (0x1)	ODR = 0.78125Hz
0b0010 (0x2)	ODR = 1.5625Hz
0b0011 (0x3)	ODR = 3.125Hz
0b0100 (0x4)	ODR = 6.25Hz
0b0101 (0x5)	ODR = 12.5Hz
0b0110 (0x6)	ODR = 25Hz
0b0111 (0x7)	ODR = 50Hz
0b1000 (0x8)	ODR = 100Hz
0b1001 (0x9)	ODR = 200Hz
0b1010 (0xA)	ODR = 400Hz
0b1011 (0xB)	ODR = 800Hz
0b1100 (0xC)	ODR = 1.6kHz
0b1101 (0xD)	ODR = 3.2kHz
0b1110 (0xE)	ODR = 6.4kHz

ACC\_CONF.acc\_range: (bit offset: 4, bit width: 3) Full scale, Resolution Following values can be set to or read from the field acc\_range:

Value	Description
0b000 (0x0)	+/-2g, 16.38 LSB/mg
0b001 (0x1)	+/-4g, 8.19 LSB/mg
0b010 (0x2)	+/-8g, 4.10 LSB/mg
0b011 (0x3)	+/-16g, 2.05 LSB/mg

■ ACC\_CONF.acc\_bw: (bit offset: 7, bit width: 1) Configure the -3dB cut-off frequency for the accelerometer Following values can be set to or read from the field acc\_bw:

Value	Description
0b0 (0x0)	BW = acc_odr/2
0b1 (0x1)	BW = acc_odr/4

• ACC\_CONF.acc\_avg\_num: (bit offset: 8, bit width: 3) Numbers of samples to be averaged Following values can be set to or read from the field acc\_avg\_num:

Value	Description
0b000 (0x0)	No averaging; pass sample without filtering
0b001 (0x1)	Averaging of 2 samples
0b010 (0x2)	Averaging of 4 samples
0b011 (0x3)	Averaging of 8 samples
0b100 (0x4)	Averaging of 16 samples
0b101 (0x5)	Averaging of 32 samples
0b110 (0x6)	Averaging of 64 samples

■ ACC\_CONF.acc\_mode: (bit offset: 12, bit width: 3) Operation modes for the accelerometer Following values can be set to or read from the field acc\_mode:

Value	Description
0b000 (0x0)	Disables the accelerometer
0b011 (0x3)	Enables the accelerometer with sensing operated in duty-cycling
0b100 (0x4)	Enables the accelerometer in a continuous operation mode with reduced
	current
0b111 (0x7)	Enables the accelerometer in high performance mode

## Register (0x21) gyr\_conf

Description: Sets the output data rate, bandwidth, range and the mode of the Gyroscope in the sensor

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R/W	R/W	R/W	R	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved		gyr_mode		reserved	,	gyr_avg_num	

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	0	0	1	0	0	0
Value	gyr byr		gyr_range			avr.	odr.	
Content	gyr_bw		gyi_ialige			gyr_	_our	

- reserved:write 0x0.
- GYR\_CONF.gyr\_odr: (bit offset: 0, bit width: 4) Sample rate (ODR) in Hz Following values can be set to or read from the field gyr\_odr:

Value	Description
0b0001 (0x1)	ODR = 0.78125Hz
0b0010 (0x2)	ODR = 1.5625Hz
0b0011 (0x3)	ODR = 3.125Hz
0b0100 (0x4)	ODR = 6.25Hz
0b0101 (0x5)	ODR = 12.5Hz
0b0110 (0x6)	ODR = 25Hz
0b0111 (0x7)	ODR = 50Hz
0b1000 (0x8)	ODR = 100Hz
0b1001 (0x9)	ODR = 200Hz
0b1010 (0xA)	ODR = 400Hz
0b1011 (0xB)	ODR = 800Hz
0b1100 (0xC)	ODR = 1.6kHz
0b1101 (0xD)	ODR = 3.2kHz
0b1110 (0xE)	ODR = 6.4kHz

• GYR\_CONF.gyr\_range: (bit offset: 4, bit width: 3) Full scale, Resolution Following values can be set to or read from the field gyr\_range:

Value	Description
0b000 (0x0)	+/-125°/s, 262.144 LSB/°/s
0b001 (0x1)	+/-250°/s, 131.072 LSB/°/s
0b010 (0x2)	+/-500°/s, 65.536 LSB/°/s
0b011 (0x3)	+/-1000°/s, 32.768 LSB/°/s
0b100 (0x4)	+/-2000°/s, 16.4 LSB/°/s

• GYR\_CONF.gyr\_bw: (bit offset: 7, bit width: 1) Configure the -3dB cut-off frequency for the gyroscope Following values can be set to or read from the field gyr\_bw:

Value	Description
0b0 (0x0)	BW = gyr_odr/2
0b1 (0x1)	BW = gyr_odr/4

• GYR\_CONF.gyr\_avg\_num: (bit offset: 8, bit width: 3) Numbers of samples to be averaged Following values can be set to or read from the field gyr\_avg\_num:

Value	Description
0b000 (0x0)	No averaging; pass sample without filtering
0b001 (0x1)	averaging of 2 samples
0b010 (0x2)	Averaging of 4 samples
0b011 (0x3)	Averaging of 8 samples
0b100 (0x4)	Averaging of 16 samples
0b101 (0x5)	Averaging of 32 samples
0b110 (0x6)	Averaging of 64 samples

• GYR\_CONF.gyr\_mode: (bit offset: 12, bit width: 3) Operation modes for the gyroscope Following values can be set to or read from the field gyr\_mode:

Value	Description
0b000 (0x0)	Disables the gyroscope
0b001 (0x1)	Disables the gyroscope but keep the gyroscope drive enabled
0b011 (0x3)	Enables the gyroscope with sensing operated in duty-cycling
0b100 (0x4)	Enables the gyroscope in a continuous operation mode with reduced current
0b111 (0x7)	Enables the gyroscope in high performance mode

Register (0x28) alt\_acc\_conf

Description: Sets the alternative output data rate, bandwidth, range and the mode of the accelerometer

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R/W	R/W	R/W	R	R/W	R/W	R/W
Reset Value	0	0	1	1	0	0	1	0
Content	reserved		alt_acc_mode			alt	_acc_avg_nu	ım

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	1	1	0
Content	reserved				alt_ac	c_odr		

- reserved:write 0x0.
- ALT\_ACC\_CONF.alt\_acc\_odr: (bit offset: 0, bit width: 4) Sample rate (ODR) in Hz Following values can be set to or read from the field alt\_acc\_odr:

Value	Description
0b0001 (0x1)	ODR = 0.78125Hz
0b0010 (0x2)	ODR = 1.5625Hz
0b0011 (0x3)	ODR = 3.125Hz
0b0100 (0x4)	ODR = 6.25Hz
0b0101 (0x5)	ODR = 12.5Hz
0b0110 (0x6)	ODR = 25Hz
0b0111 (0x7)	ODR = 50Hz
0b1000 (0x8)	ODR = 100Hz
0b1001 (0x9)	ODR = 200Hz
0b1010 (0xA)	ODR = 400Hz
0b1011 (0xB)	ODR = 800Hz
0b1100 (0xC)	ODR = 1.6kHz
0b1101 (0xD)	ODR = 3.2kHz
0b1110 (0xE)	ODR = 6.4kHz

■ ALT\_ACC\_CONF.alt\_acc\_avg\_num: (bit offset: 8, bit width: 3) Numbers of samples to be averaged Following values can be set to or read from the field alt\_acc\_avg\_num:

Value	Description
0b000 (0x0)	No averaging; pass sample without filtering
0b001 (0x1)	Averaging of 2 samples
0b010 (0x2)	Averaging of 4 samples
0b011 (0x3)	Averaging of 8 samples
0b100 (0x4)	Averaging of 16 samples
0b101 (0x5)	Averaging of 32 samples
0b110 (0x6)	Averaging of 64 samples

■ ALT\_ACC\_CONF.alt\_acc\_mode: (bit offset: 12, bit width: 3) Operation modes for the accelerometer Following values can be set to or read from the field alt\_acc\_mode:

Value	Description
0b000 (0x0)	Disables the accelerometer
0b011 (0x3)	Enables the accelerometer with sensing operated in duty-cycling
0b100 (0x4)	Enables the accelerometer in a continuous operation mode with reduced
00100 (0x4)	current
0b111 (0x7)	Enables the accelerometer in high performance mode

Register (0x29) alt\_gyr\_conf

**Description:** Sets the alternative output data rate, bandwidth, range and the mode of the gyroscope

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R/W	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	1	0	0	1	0
Value	U	U	U	1	U	U	<b>T</b>	U
Content	reserved		alt_gyr_mode			al	t_gyr_avg_nu	ım

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	1	1	0
Content		rese	rved			alt_gy	r_odr	

- reserved:write 0x0.
- ALT\_GYR\_CONF.alt\_gyr\_odr: (bit offset: 0, bit width: 4) Sample rate (ODR) in Hz Following values can be set to or read from the field alt\_gyr\_odr:

Value	Description				
0b0001 (0x1)	ODR = 0.78125Hz				
0b0010 (0x2)	ODR = 1.5625Hz				
0b0011 (0x3)	ODR = 3.125Hz				
0b0100 (0x4)	ODR = 6.25Hz				
0b0101 (0x5)	ODR = 12.5Hz				
0b0110 (0x6)	ODR = 25Hz				
0b0111 (0x7)	ODR = 50Hz				
0b1000 (0x8)	ODR = 100Hz				
0b1001 (0x9)	ODR = 200Hz				
0b1010 (0xA)	ODR = 400Hz				
0b1011 (0xB)	ODR = 800Hz				
0b1100 (0xC)	ODR = 1.6kHz				
0b1101 (0xD)	ODR = 3.2kHz				
0b1110 (0xE)	ODR = 6.4kHz				

■ ALT\_GYR\_CONF.alt\_gyr\_avg\_num: (bit offset: 8, bit width: 3) Numbers of samples to be averaged Following values can be set to or read from the field alt\_gyr\_avg\_num:

Value	Description
0b000 (0x0)	No averaging; pass sample without filtering
0b001 (0x1)	Averaging of 2 samples
0b010 (0x2)	Averaging of 4 samples
0b011 (0x3)	Averaging of 8 samples
0b100 (0x4)	Averaging of 16 samples
0b101 (0x5)	Averaging of 32 samples
0b110 (0x6)	Averaging of 64 samples

■ ALT\_GYR\_CONF.alt\_gyr\_mode: (bit offset: 12, bit width: 3) Operation modes for the gyroscope Following values can be set to or read from the field alt\_gyr\_mode:

Value	Description
0b000 (0x0)	Disables the gyroscope
0b001 (0x1)	Disables the gyroscope but keep the gyroscope drive enabled
0b011 (0x3)	Enables the gyroscope with sensing operated in duty-cycling
0b100 (0x4)	Enables the gyroscope in a continuous operation mode with reduced current
0b111 (0x7)	Enables the gyroscope in high performance mode

## Register (0x2A) alt\_conf

**Description:** Alternate configuration control

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved							alt_rs

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R/W	R	R	R	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved			alt_gy	reserved			alt_ac

- reserved:write 0x0.
- ALT\_CONF.alt\_acc\_en: (bit offset: 0, bit width: 1) Enables switching possiblility to alternate configuration for ac-
- ALT\_CONF.alt\_gyr\_en: (bit offset: 4, bit width: 1) Enables switching possibility to alternate configuration for gyro-
- ALT\_CONF.alt\_rst\_conf\_write\_en: (bit offset: 8, bit width: 1) If enabled, any write to ACC\_CONF or GYR\_CONF will instanly switch back to associated user configuration.

## Register (0x2B) alt\_status

Description: Reports the active configuration for the accelerometer and gyroscope

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	0	U	0	U	0	0		
Content	reserved			alt_gy	reserved			alt_ac

- reserved:write 0x0.
- ALT\_STATUS.alt\_acc\_active: (bit offset: 0, bit width: 1) accel is using ALT\_ACC\_CONF if set; ACC\_CONF other-
- ALT\_STATUS.alt\_gyr\_active: (bit offset: 4, bit width: 1) gyro is using ALT\_GYR\_CONF if set; GYR\_CONF otherwise

Register (0x35) fifo\_watermark

**Description:** FIFO watermark level

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content				fifo_wa	termark			

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content		fifo_watermark						

- reserved:write 0x0.
- FIFO\_WATERMARK.fifo\_watermark: (bit offset: 0, bit width: 10) Trigger an interrupt when FIFO contains fifo\_watermark words

Register (0x36) fifo\_conf

Description: Configuration of the FIFO data buffer behaviour

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	0	U	0	U	U	U	U	U
Content	reserved			fifo_t	fifo_g	fifo_a	fifo_t	

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved					fifo_s		

- reserved:write 0x0.
- FIFO\_CONF.fifo\_stop\_on\_full: (bit offset: 0, bit width: 1) Configure whether to overwrite oldest samples when the FIFO data buffer is full

Following values can be set to or read from the field fifo\_stop\_on\_full:

Value	Description
0b0 (0x0)	Continue writing to the data buffer by overwriting oldest samples
0b1 (0x1)	Stop writing into the FIFO data buffer when full

• FIFO\_CONF.fifo\_time\_en: (bit offset: 8, bit width: 1) Write the sensor time into the FIFO data buffer. Following values can be set to or read from the field fifo\_time\_en:

Value	Description
0b0 (0x0)	No sensortime is written
0b1 (0x1)	Sensortime is written

• FIFO\_CONF.fifo\_acc\_en: (bit offset: 9, bit width: 1) Write 3D acceleration samples from the accelerometer into the FIFO data buffer

Following values can be set to or read from the field fifo\_acc\_en:

Value	Description
0b0 (0x0)	No accelerometer data is written
0b1 (0x1)	Accelerometer data is written

• FIFO\_CONF.fifo\_gyr\_en: (bit offset: 10, bit width: 1) Write 3D angular rate samples from the gyroscope into the FIFO data buffer

Following values can be set to or read from the field fifo\_gyr\_en:

Value	Description
0b0 (0x0)	No gyroscope data is written
0b1 (0x1)	Gyroscope data is written

■ FIFO\_CONF.fifo\_temp\_en: (bit offset: 11, bit width: 1) Write temperature samples into the FIFO data buffer Following values can be set to or read from the field fifo\_temp\_en:

Value	Description			
0b0 (0x0)	No temperature data is written			
0b1 (0x1)	Temperature data is written			

Register (0x37) fifo\_ctrl

Description: Control of the FIFO data buffer

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved					fifo_f		

- reserved:write 0x0.
- FIFO\_CTRL.fifo\_flush: (bit offset: 0, bit width: 1) Writing 0b1 clears the FIFO data buffer.

Register (0x38) io\_int\_ctrl

Description: Configures the electrical behavior of the interrupt pins

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	0	U	U	U	U	U
Content	reserved					int2_o	int2_od	int2_lvl

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved					int1_o	int1_od	int1_lvl

- reserved:write 0x0.
- IO\_INT\_CTRL.int1\_lvl: (bit offset: 0, bit width: 1) Configure level of INT1 pin Following values can be set to or read from the field int1\_lvl:

Value	Description
0b0 (0x0)	active low
0b1 (0x1)	active high

■ IO\_INT\_CTRL.int1\_od: (bit offset: 1, bit width: 1) Configure behavior of INT1 pin Following values can be set to or read from the field int1\_od:

Value	Description
0b0 (0x0)	push-pull
0b1 (0x1)	open drain

- IO\_INT\_CTRL.int1\_output\_en: (bit offset: 2, bit width: 1) Output enable for INT1 pin
- IO\_INT\_CTRL.int2\_lvl: (bit offset: 8, bit width: 1) Configure level of INT2 pin Following values can be set to or read from the field int2\_lvl:

Value	Description
0b0 (0x0)	active low
0b1 (0x1)	active high

■ IO\_INT\_CTRL.int2\_od: (bit offset: 9, bit width: 1) Configure behavior of INT2 pin Following values can be set to or read from the field int2\_od:

Value	Description
0b0 (0x0)	push-pull
0b1 (0x1)	open drain

■ IO\_INT\_CTRL.int2\_output\_en: (bit offset: 10, bit width: 1) Output enable for INT2 pin

Register (0x39) int\_conf

**Description:** Interrupt Configuration Register.

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved					int_latch		

- reserved:write 0x0.
- INT\_CONF.int\_latch: (bit offset: 0, bit width: 1) Configuration of the interrupt clear behaviour as not latched or permanently latched.

Following values can be set to or read from the field int\_latch:

Value	Description
0b0 (0x0)	non latched
0b1 (0x1)	permanent latched

Register (0x3A) int\_map1

**Description:** Mapping of feature engine interrupts to outputs

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	tilt_	out	sig_mo	tion_out	step_cou	inter_out	step_det	ector_out

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value Content	orientat	ion_out	flat_	_out	any_mo	tion_out	no_mot	ion_out

INT\_MAP1.no\_motion\_out: (bit offset: 0, bit width: 2) Map no motion output to either INT1 or INT2 or IBI Following values can be set to or read from the field no\_motion\_out:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP1.any\_motion\_out: (bit offset: 2, bit width: 2) Map any motion output to either INT1 or INT2 or IBI Following values can be set to or read from the field any\_motion\_out:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP1.flat\_out: (bit offset: 4, bit width: 2) Map flat output to either INT1 or INT2 or IBI Following values can be set to or read from the field flat\_out:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP1.orientation\_out: (bit offset: 6, bit width: 2) Map orientation output to either INT1 or INT2 or IBI Following values can be set to or read from the field orientation\_out:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP1.step\_detector\_out: (bit offset: 8, bit width: 2) Map step\_detector output to either INT1 or INT2 or IBI Following values can be set to or read from the field step\_detector\_out:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP1.step\_counter\_out: (bit offset: 10, bit width: 2) Map step\_counter watermark output to either INT1 or INT2 or IBI

Following values can be set to or read from the field step\_counter\_out:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP1.sig\_motion\_out: (bit offset: 12, bit width: 2) Map sigmotion output to either INT1 or INT2 or IBI Following values can be set to or read from the field sig\_motion\_out:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP1.tilt\_out: (bit offset: 14, bit width: 2) Map tilt output to either INT1 or INT2 or IBI Following values can be set to or read from the field tilt\_out:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

Register (0x3B) int\_map2

Description: Mapping of feature engine interrupts, data ready interrupts for signals and FIFO buffer interrupts to out-

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	O	O	U	U	U	O	0
Content	fifo_full_int		fifo_watermark_int		acc_dı	rdy_int	gyr_dr	dy_int

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	temp_drdy_int		err_s	tatus	i3c_	_out	tap_	_out

INT\_MAP2.tap\_out: (bit offset: 0, bit width: 2) Map tap output to either INT1 or INT2 or IBI Following values can be set to or read from the field tap\_out:

Value	Description				
0b00 (0x0)	Interrupt disabled				
0b01 (0x1)	Mapped to INT1				
0b10 (0x2)	Mapped to INT2				
0b11 (0x3)	Mapped to I3C IBI				

■ INT\_MAP2.i3c\_out: (bit offset: 2, bit width: 2) Map i3c output to either INT1 or INT2 or IBI Following values can be set to or read from the field i3c\_out:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP2.err\_status: (bit offset: 4, bit width: 2) Map feature engine's error or status change to either INT1 or INT2 or IBI

Following values can be set to or read from the field err\_status:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP2.temp\_drdy\_int: (bit offset: 6, bit width: 2) Map temperature data ready interrupt to either INT1 or INT2 or

Following values can be set to or read from the field temp\_drdy\_int:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP2.gyr\_drdy\_int: (bit offset: 8, bit width: 2) Map gyro data ready interrupt to either INT1 or INT2 or IBI Following values can be set to or read from the field gyr\_drdy\_int:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP2.acc\_drdy\_int: (bit offset: 10, bit width: 2) Map accel data ready interrupt to either INT1 or INT2 or IBI Following values can be set to or read from the field acc\_drdy\_int:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP2.fifo\_watermark\_int: (bit offset: 12, bit width: 2) Map FIFO watermark interrupt to either INT1 or INT2 or

Following values can be set to or read from the field fifo\_watermark\_int:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

■ INT\_MAP2.fifo\_full\_int: (bit offset: 14, bit width: 2) Map FIFO full interrupt to either INT1 or INT2 or IBI Following values can be set to or read from the field fifo\_full\_int:

Value	Description
0b00 (0x0)	Interrupt disabled
0b01 (0x1)	Mapped to INT1
0b10 (0x2)	Mapped to INT2
0b11 (0x3)	Mapped to I3C IBI

Register (0x40) feature\_ctrl

**Description:** Feature engine control register

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved							engine_en

- reserved:write 0x0.
- FEATURE\_CTRL.engine\_en: (bit offset: 0, bit width: 1) Enable or disable the feature engine. Note: a soft-reset is required to re-enable the feature engine.

Register (0x41) feature\_data\_addr

Description: Adress register for feature data: configurations and extended output

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content			reserved			data_address	;	

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		data_address						

- reserved:write 0x0.
- FEATURE\_DATA\_ADDR.data\_address: (bit offset: 0, bit width: 11) Start address for the feature data, that is feature configurations and extended feature output

Register (0x42) feature\_data\_tx

Description: I/O port for the data values of the feature engine

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content		data_tx_value						

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		data_tx_value						

<sup>■</sup> FEATURE\_DATA\_TX.data\_tx\_value: (bit offset: 0, bit width: 16) Data port for DMA transfers.

Register (0x43) feature\_data\_status

**Description:** Status of the data access to the feature engine

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content		reserved						

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content		reserved						data_o

- reserved:write 0x0.
- FEATURE\_DATA\_STATUS.data\_outofbound\_err: (bit offset: 0, bit width: 1) Too much data read or written to the feature engine. Bit will be reset upon next data transfer to or from the feature engine.
- FEATURE\_DATA\_STATUS.data\_tx\_ready: (bit offset: 1, bit width: 1) Data is writeable to the feature engine or readable from the feature engine.

Register (0x45) feature\_engine\_status

**Description:** Status of the feature engine

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content		reserved						

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content	rese	rved	watchdo	disable	data_t	reserved	overload	sleep

- reserved:write 0x0.
- FEATURE\_ENGINE\_STATUS.sleep: (bit offset: 0, bit width: 1) Feature engine halted or sleeping.
- FEATURE\_ENGINE\_STATUS.overload: (bit offset: 1, bit width: 1) Transfer of data to or from the feature engine is ongoing.
- FEATURE\_ENGINE\_STATUS.data\_tx\_active: (bit offset: 3, bit width: 1) DMA controller has started DMA and DMA transactions are ongoing
- FEATURE\_ENGINE\_STATUS.disabled\_by\_host: (bit offset: 4, bit width: 1) Feature engine was disabled by the host. Perform a soft-reset to re-enable the feature engine.
- FEATURE\_ENGINE\_STATUS.watchdog\_not\_ack: (bit offset: 5, bit width: 1) The feature engine did not acknowledge its internal watchdog in time. Perform a soft-reset to re-enable the feature engine.

Register (0x47) feature\_event\_ext

Description: Register of extended data on feature events. The register content is valid in combination with an active bit in INT STATUS INT1/2

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	,	Ů	•	Ů	•	Ů	•	
Content		reserved						

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	rese	rved	t_tap	d_tap	s_tap	orienta	orientation_r	oortrait_landsc

- reserved:write 0x0.
- FEATURE\_EVENT\_EXT.orientation\_portrait\_landscape: (bit offset: 0, bit width: 2) Output value of the orientation detection feature. Value after device initialization is 0b00 i.e. Portrait upright Following values can be set to or read from the field orientation\_portrait\_landscape:

Value	Description
0b00 (0x0)	Portrait upright orientation
0b01 (0x1)	Landscape left orientation
0b10 (0x2)	Portrait upside down orientation
0b11 (0x3)	Landscape right orientation

■ FEATURE\_EVENT\_EXT.orientation\_faceup\_down: (bit offset: 2, bit width: 1) Output value of face down face up orientation (only if ud\_en is enabled). Value after device initialization is 0b0 i.e. Face up Following values can be set to or read from the field orientation\_faceup\_down:

Value	Description
0b0 (0x0)	Face up orientation
0b1 (0x1)	Face down orientation

- FEATURE\_EVENT\_EXT.s\_tap: (bit offset: 3, bit width: 1) Single tap detected
- FEATURE\_EVENT\_EXT.d\_tap: (bit offset: 4, bit width: 1) Double tap detected
- FEATURE\_EVENT\_EXT.t\_tap: (bit offset: 5, bit width: 1) Triple tap detected

Register (0x4F) io\_pdn\_ctrl

Description: Pull down behavior control

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		reserved						

- reserved:write 0x0.
- IO\_PDN\_CTRL.anaio\_pdn\_dis: (bit offset: 0, bit width: 1) Disable the pull down on the PIN2 and PIN3

Register (0x50) io\_spi\_if

**Description:** Configuration register for the SPI interface

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Value	0			U	0	U		
Content		reserved						

- reserved:write 0x0.
- IO\_SPI\_IF.spi3\_en: (bit offset: 0, bit width: 1) Enable or disable the 3-wire SPI interface. 0b0 enables the default 4-wire configuration, 0b1 enables the 3-wire configuration.

### Register (0x51) io\_pad\_strength

Description: Configuration register for the electrical characteristics of the pads

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	1	0	1	0
Content		reserved				if_drv		

- reserved:write 0x0.
- IO\_PAD\_STRENGTH.if\_drv: (bit offset: 0, bit width: 3) Generic drive strength control for the output pads: 0:=weakest; 7:=strongest
- IO\_PAD\_STRENGTH.if\_i2c\_boost: (bit offset: 3, bit width: 1) Enable or disable the drive strength for SDX when interfacing via I2C. 0b1 enables the default increased drive strength, 0b0 does not increase the drive strength.

Register (0x52) io\_i2c\_if

**Description:** Configuration register for the I2C interface

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset Value	0	0	0	0	0	0	0	0	
Content		reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value								
Content			watchdo	watchdo				

- reserved:write 0x0.
- IO\_I2C\_IF.watchdog\_timer\_sel: (bit offset: 0, bit width: 1) Select the timer period for the I2C watchdog Following values can be set to or read from the field watchdog\_timer\_sel:

Value	Description
0b0 (0x0)	I2C watchdog timeout after 1.25 ms
0b1 (0x1)	I2C watchdog timeout after 40 ms

■ IO\_I2C\_IF.watchdog\_timer\_en: (bit offset: 1, bit width: 1) Enable or disable the watchdog for the I2C interface. Disable this feature when using I3C or SPI

Register (0x53) io\_odr\_deviation

Description: ODR Deviation Trim Register (OTP backed) - User mirror register

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value								Ŭ .
Content		reserved				odr_deviation	1	

- reserved:write 0x0.
- IO\_ODR\_DEVIATION.odr\_deviation: (bit offset: 0, bit width: 5) ODR clock deviation

Register (0x60) acc\_dp\_off\_x

**Description:** Data path register for the accelerometer offset of axis x

Bit	15	14	13	12	11	10	9	8		
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Value	0	U	U	U	U	U	U	U		
Content	rese	rved		acc_dp_off_x						

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		acc_dp_off_x						

- reserved:write 0x0.
- ACC\_DP\_OFF\_X.acc\_dp\_off\_x: (bit offset: 0, bit width: 14) Data path register for the temperature independent accelerometer offset of axis x: 1 LSB = 30.52ug; 0x1000 -> invalid

Register (0x61) acc\_dp\_dgain\_x

**Description:** Data path register for the accelerometer re-scale of axis x

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		acc_dp_dgain_x						

- reserved:write 0x0.
- ACC\_DP\_DGAIN\_X.acc\_dp\_dgain\_x: (bit offset: 0, bit width: 8) Data path register for the temperature independent accelerometer re-scale of axis x: covers  $\pm 3.125\%$  of sensitivity

Register (0x62) acc\_dp\_off\_y

Description: Data path register for the accelerometer offset of axis y

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Value	0	U	U	U	U	U	U	U	
Content	reserved		acc_dp_off_y						

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		acc_dp_off_y						

- reserved:write 0x0.
- ACC\_DP\_OFF\_Y.acc\_dp\_off\_y: (bit offset: 0, bit width: 14) Data path register for the temperature independent accelerometer offset of axis y: 1 LSB = 30.52ug; 0x1000 -> invalid

Register (0x63) acc\_dp\_dgain\_y

Description: Data path register for the accelerometer re-scale of axis y

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content		reserved						

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		acc_dp_dgain_y						

- reserved:write 0x0.
- ACC\_DP\_DGAIN\_Y.acc\_dp\_dgain\_y: (bit offset: 0, bit width: 8) Data path register for the temperature independent accelerometer re-scale of axis y: covers  $\pm 3.125\%$  of sensitivity

Register (0x64) acc\_dp\_off\_z

**Description:** Data path register for the accelerometer offset of axis z

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	reserved		acc_dp_off_z					

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		acc_dp_off_z						

- reserved:write 0x0.
- ACC\_DP\_OFF\_Z.acc\_dp\_off\_z: (bit offset: 0, bit width: 14) Data path register for the temperature independent accelerometer offset of axis z: 1 LSB = 30.52ug; 0x1000 -> invalid

Register (0x65) acc\_dp\_dgain\_z

**Description:** Data path register for the accelerometer re-scale of axis z

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		acc_dp_dgain_z						

- reserved:write 0x0.
- ACC\_DP\_DGAIN\_Z.acc\_dp\_dgain\_z: (bit offset: 0, bit width: 8) Data path register for the temperature independent accelerometer re-scale of axis z: covers  $\pm 3.125\%$  of sensitivity

Register (0x66) gyr\_dp\_off\_x

**Description:** Data path register for the gyroscope offset of axis x

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	0	U	U	U	U	U
Content			gyr_dp	_off_x				

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	0	U	0	U	U	0	0	0
Content	gyr_dp_off_x							

- reserved:write 0x0.
- GYR\_DP\_OFF\_X.gyr\_dp\_off\_x: (bit offset: 0, bit width: 10) Data path register for the temperature independent gyroscope offset of axis x: 1 LSB = 0.061°/s; 0x200 -> invalid

Register (0x67) gyr\_dp\_dgain\_x

**Description:** Data path register for the gyroscope re-scale of axis x

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved	gyr_dp_dgain_x						

- reserved:write 0x0.
- GYR\_DP\_DGAIN\_X.gyr\_dp\_dgain\_x: (bit offset: 0, bit width: 7) Data path register for the temperature independent gyroscope re-scale of axis x: covers  $\pm 12.5\%$  of sensitivity

Register (0x68) gyr\_dp\_off\_y

Description: Data path register for the gyroscope offset of axis y

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	0	U	0	U	U	U	U	U
Content	reserved						gyr_dp	o_off_y

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	gyr_dp_off_y							

- reserved:write 0x0.
- GYR\_DP\_OFF\_Y.gyr\_dp\_off\_y: (bit offset: 0, bit width: 10) Data path register for the temperature independent gyroscope offset of axis y: 1 LSB =  $0.061^{\circ}$ /s;  $0x200 \rightarrow invalid$

Register (0x69) gyr\_dp\_dgain\_y

Description: Data path register for the gyroscope re-scale of axis y

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved		gyr_dp_dgain_y					

- reserved:write 0x0.
- GYR\_DP\_DGAIN\_Y.gyr\_dp\_dgain\_y: (bit offset: 0, bit width: 7) Data path register for the temperature independent gyroscope re-scale of axis y: covers  $\pm 12.5\%$  of sensitivity

Register (0x6A) gyr\_dp\_off\_z

**Description:** Data path register for the gyroscope offset of axis z

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content			gyr_dp	_off_z				

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	gyr_dp_off_z							

- reserved:write 0x0.
- GYR\_DP\_OFF\_Z.gyr\_dp\_off\_z: (bit offset: 0, bit width: 10) Data path register for the temperature independent gyroscope offset of axis z: 1 LSB = 0.061°/s; 0x200 -> invalid

Register (0x6B) gyr\_dp\_dgain\_z

**Description:** Data path register for the gyroscope re-scale of axis z

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	0		U				U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved	gyr_dp_dgain_z						

- reserved:write 0x0.
- GYR\_DP\_DGAIN\_Z.gyr\_dp\_dgain\_z: (bit offset: 0, bit width: 7) Data path register for the temperature independent gyroscope re-scale of axis z: covers  $\pm 12.5\%$  of sensitivity

Register (0x70) i3c\_tc\_sync\_tph

**Description:** I3C Timing Control Sync TPH Register

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	i3c_tc_sync_tph							

Bit	7	6	5	4	3	2	1	0				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset Value	0	0	0	0	0	0	0	0				
Content		i3c_tc_sync_tph										

■ I3C\_TC\_SYNC\_TPH.i3c\_tc\_sync\_tph: (bit offset: 0, bit width: 16) I3C Timing Control Sync TPH Register

Register (0x71) i3c\_tc\_sync\_tu

**Description:** I3C Timing Control Sync TU Register

Bit	15	14	13	12	11	10	9	8		
Read/Write	R	R	R	R	R	R	R	R		
Reset	0	0	0	0	0	0	0	0		
Value	U	U	U	U	U	U	U	U		
Content	reserved									

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0 0		0	0	0	0	0
Content				i3c_tc_	sync_tu			

- reserved:write 0x0.
- I3C\_TC\_SYNC\_TU.i3c\_tc\_sync\_tu: (bit offset: 0, bit width: 8) I3C Timing Control Sync TU Register

Register (0x72) i3c\_tc\_sync\_odr

**Description:** I3C Timing Control Sync ODR Register

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content				rese	rved			

Bit	7	6	5	4	3	2	1	0					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Reset Value	0	0	0	0	0	0	0	0					
Content		i3c_tc_sync_odr											

- reserved:write 0x0.
- I3C\_TC\_SYNC\_ODR.i3c\_tc\_sync\_odr: (bit offset: 0, bit width: 8) I3C Timing Control Sync ODR Register

### Register (0x7E) cmd

**Description:** Command Register

Bit	15	14	13	12	11	10	9	8			
Read/Write	W	W	W	W	W	W	W	W			
Reset	0	0	0	0	0	0	0	0			
Value	U	U	U	U	U	U	U	0			
Content		cmd									

Bit	7	6	5	4	3	2	1	0				
Read/Write	W	W	W	W	W	W	W	W				
Reset Value	0	0	0	0	0	0	0	0				
Content		cmd										

■ CMD.cmd: (bit offset: 0, bit width: 16) Available commands (Note: Register will always return 0x00 as read result) Following values can be set to or read from the field cmd:

Value	Description
0x100	Trigger the self-test of the device. Default scope of the self-test is a test of the accelerometer and gyroscope. Notes: an enabled feature engine is required; further settings are possible via the feature engine data interface.
0x101	Trigger the self-calibration of the gyroscope. Notes: an enabled feature engine is required; further settings are possible via the feature engine data interface.
0x200	Abort a running self-calibration of the gyroscope.
0x201	Update the configuration of the I3C timing control synchonronous feature written to all or any of I3C_TC_SYNC_TPH, I3C_TC_SYNC_TU and I3C_TC_SYNC_ODR.
0x300	Axis mapping gets updated
0xDEAF	Triggers a soft reset, that is all user configurations data registers are overwritten with their default state and the feature engine is reset.

# Register (0x7F) cfg\_res

**Description:** Reserved configuration

Bit	15	14	13	12	11	10	9	8				
Read/Write	R/W	R/W	R	R	R	R	R	R				
Reset	0	0	0	0	0	0	0	0				
Value	U	U	U	U	U	U	U	U				
Content	value	e_two	reserved									

Bit	7	6	5	4	3	2	1	0			
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
Value			_		-						
Content		reserved			value_one						

■ reserved:write 0x0.

• CFG\_RES.value\_one: (bit offset: 0, bit width: 5) value

• CFG\_RES.value\_two: (bit offset: 14, bit width: 2) value

#### 6.2 Extended Register Map Description

The extended configuration and input/output of the feature engine has to be done through the feature engine data interface. The data can be read from or written through FEATURE\_DATA\_TX to an address in the extended register map configured in FEATURE\_DATA\_ADDR by a data exchange transaction. A transaction consists of writing the address to FEATURE\_DATA\_ADDR and then continuously reading all data from or writing all data to FEATURE\_DATA\_TX, see Fig. 28. When reading and writing data via this interface, there must be no communication to any other register before the read or write transaction is complete.




Figure 28: Data transfer to and from the extended register

Otherwise, the written or received data is invalid. The status of the data transfer is reported in the register FEATURE\_DATA\_STATUS:

- FEATURE\_DATA\_STATUS.data\_tx\_ready is set by the device to 0b1, if data can be read from or written to the device
- FEATURE\_DATA\_STATUS.data\_outofbound\_err is set by the device to 0b1, if data is tried to be read from or written to outside the specified register address range

## 6.2.1 Extended Register Map Overview

Table 37 provides an overview of the extended register map of the device.

Table 37: Extended register map overview

	Legend			Read	l-only			Read	/Write			Write	e-only			Rese	erved	
Addr	Name	Reset value	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0x3E	SYNC_TIME	0x0000								time	_lsw							
0x3D	SYNC_TEMP	0x0000								tei	mp							
0x3C	SYNC_GYR_Z	0x0000								gy	r_z							
0x3B	SYNC_GYR_Y	0x0000								gy	r_y							
0x3A	SYNC_GYR_X	0x0000		gyr_x														
0x39	SYNC_ACC_Z	0x0000		acc_z														
0x38	SYNC_ACC_Y	0x0000		acc_y														
0x37	SYNC_ACC_X	0x0000		acc_x														
0x36	I3C_TC	0x0000		reserved											i3c_tc			
0x35	GYR_MOT_DET	0x0000		reserved										slope				
0x34	SC_ST_VALUE12	0x0000	reserved			ref_z					ref_y					ref_x		
0x33	SC_ST_VALUE11	0x0000								va	lue							
0x32	SC_ST_VALUE10	0x0000								va	lue							
0x31	SC_ST_VALUE9	0x0000								va	lue							
0x30	SC_ST_VALUE8	0x0000								va	lue							
0x2F	SC_ST_VALUE7	0x0000								va	lue							
0x2E	SC_ST_VALUE6	0x0000								va	lue							
0x2D	SC_ST_VALUE5	0x0000								va	lue							
0x2C	SC_ST_VALUE4	0x0000								va	lue							
0x2B	SC_ST_VALUE3	0x0000								va	lue							
0x2A	SC_ST_VALUE2	0x0000								va	lue							
0x29	SC_ST_VALUE1	0x0000								va	lue							
0x28	SC_ST_VALUE0	0x0000								va	lue							
0x27	GYR_SC_ST_CONF	0x0B76	reserved	gyr_sc_s	st_conf		offs_fil	tercoeff		Se	ens_filtercoe	eff			rese	erved		
0x26	GYR_SC_SELECT	0x0007							reserved							apply	offs_en	sens_en
0x25	ST_SELECT	0x0003	reserved											gyr_st	acc_st			
0x24	ST_RESULT	0x0000					reserved					gyr_dr	gyr_se	gyr_se	gyr_se	acc_se	acc_se	acc_se
0x23	ALT_CONFIG_CHG	0x0000				rese	erved				alt_c		witch_src_s	elect	alt	_conf_alt_sv	vitch_src_se	elect
0x22	TILT_2	0xF069								beta_ac								
0x21	TILT_1	0xD264				min til	t angle							segme	nt size			
0x20	TAP_3	0x6864	q	juite_time_a	after_gestur			n_quite_dur	_between_t	aps		tap_shock_	settling_dur			max_dur_be	tween_peak	(S

Table 37: Extended register map overview (continued)

	Legend			Read	l-only			Read	/Write			Write	e-only			Rese	erved	
Addr	Name	Reset value	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0x1F	TAP_2	0x402D			max_ges	sture_dur							tap_pea	ak_thres				
0x1E	TAP_1	0x0076				rese	rved				mo	ode	max	c_peaks_for	_tap	wait_f	axis	_sel
0x1D	ORIENT_2	0x20CD		hysteresis							slope_thres							
0x1C	ORIENT_1	0x2CFC		hold_time theta										bloc	king	mo	de	ud_en
	<del>-</del>	-								rese	erved							
0x10	SC_1	0x0000			reserved			reset					waterma	ark_level				
0x0F	SIGMO_3	0x4653		mcr_max peak_2_peak_max														
0x0E	SIGMO_2	0x4426			mcr_	_min					peak_2_peak_min							
0x0D	SIGMO_1	0x00FA								block	c_size							
0x0C	FLAT_2	0x09CD				hyste	eresis							slope <sub>.</sub>	_thres			
0x0B	FLAT_1	0x2088				hold_	_time				blocking				th	theta		
0x0A	NOMO_3	0x600A		wait_time								duration						
0x09	NOMO_2	0x0002			rese	rved							hyste	eresis				
0x08	NOMO_1	0x100A		reserved		acc_re						slope	_thres					
0x07	ANYMO_3	0x600A		wait_time								duration						
0x06	ANYMO_2	0x0002			rese	rved							hyste	eresis				
0x05	ANYMO_1	0x100A		reserved		acc_re						slope	_thres					
	-	-		reserved														
0x03	AXIS_MAP_1	0x0000					rese	rved					invert_z	invert_y	invert_x		axis_map	
0x02	GEN_SET_1	0x0006		reserved									sw_lock		int_hc	old_dur		event
•••	<u>-</u>	-								rese	erved							

#### 6.2.2 Extended Register Map Details

Register (0x02) gen\_set\_1

**Description:** Common register settings

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0
Content		reserved						

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	1	1	0
Value	U	U	U	U	0	1	1	U
Content	reserved		sw_lock	int_hold_dur			event	

- reserved:write 0x0.
- GEN\_SET\_1.event\_report\_mode: (bit offset: 0, bit width: 1) Configuration of the reporting mode Following values can be set to or read from the field event\_report\_mode:

Value	Description
0b0 (0x0)	All detected events are reported.
0b1 (0x1)	Report first detected event, then keep silent.

- GEN\_SET\_1.int\_hold\_dur: (bit offset: 1, bit width: 4) Interrupt hold time duration. Range 0 to 13. Hold time = 0.625ms \* ( 2 'interrupt\_hold\_duration) i.e 0.625ms to 5120ms. If set above 13, then hold time input is considered as 13. Default is 5ms. The hold time is only applicable for interrupts A..I in non-latched mode. Deviation up to +/- 1.25ms + ODR accuracy deviation. If tap detector is active the hold time MUST NOT be 5ms if not applied the enhanced configuration prior via 'bmi3x0\_configure\_enhanced\_flexibility' (sensor driver API)
- GEN\_SET\_1.sw\_lock: (bit offset: 5, bit width: 1) Reserved

Register (0x03) axis\_map\_1

**Description:** Describes axis map settings

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	
Content	reserved		invert_z	invert_y	invert_x		axis_map	

- reserved:write 0x0.
- AXIS\_MAP\_1.axis\_map: (bit offset: 0, bit width: 3) Map accelerometer and gyroscope axis to desired configuration Following values can be set to or read from the field axis\_map:

Value	Description
0b000 (0x0)	x=x; y=y; z=z;
0b001 (0x1)	x=y; y=x; z=z;
0b010 (0x2)	x=x; y=z; z=y;
0b011 (0x3)	x=z; y=x; z=y;
0b100 (0x4)	x=y; y=z; z=x;
0b101 (0x5)	x=z; y=y; z=x;

■ AXIS\_MAP\_1.invert\_x: (bit offset: 3, bit width: 1) Invert the x axis of accelerometer and gyroscope Following values can be set to or read from the field invert\_x:

Value	Description
0b0 (0x0)	Clear this bit to not invert the x axis
0b1 (0x1)	Set this bit to invert the x axis

■ AXIS\_MAP\_1.invert\_y: (bit offset: 4, bit width: 1) Invert the y axis of accelerometer and gyroscope Following values can be set to or read from the field invert\_y:

Value	Description
0b0 (0x0)	Clear this bit to not invert the y axis
0b1 (0x1)	Set this bit to invert the y axis

■ AXIS\_MAP\_1.invert\_z: (bit offset: 5, bit width: 1) Invert the z axis of accelerometer and gyroscope Following values can be set to or read from the field invert\_z:

Value	Description
0b0 (0x0)	Clear this bit to not invert the z axis
0b1 (0x1)	Set this bit to invert the z axis

#### Register (0x05) anymo\_1

Description: Configuration of acceleration slope threshold and reference update mode

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	1	0	0	0	0
Value	U	U	U	1	U	U	U	U
Content		reserved		acc_re		slope	_thres	

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	1	0	1	0
Content	slope_thres							

- reserved:write 0x0.
- ANYMO\_1.slope\_thres: (bit offset: 0, bit width: 12) Minimum slope of acceleration signal for motion detection The field slope\_thres has the following properties:

Property	Value				
Bitwidth	12				
Sign	unsigned				
Unit	g				
Scaling	512				
Default value	10/512				
Range	Min=0.0, Max=7.998046875				

• ANYMO\_1.acc\_ref\_up: (bit offset: 12, bit width: 1) Mode of the acceleration reference update. Following values can be set to or read from the field acc\_ref\_up:

Value	Description
0b0 (0x0)	On detection of the event
0b1 (0x1)	On update of acceleration signal

The field acc\_ref\_up has the following properties:

Property	Value
Bitwidth	1
Default value	1
Range	Min=0, Max=1

#### Register (0x06) anymo\_2

**Description:** Configuration for hysteresis of acceleration slope

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	reserved						hyste	eresis

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	1	0
Content	hysteresis							

- reserved:write 0x0.
- ANYMO\_2.hysteresis: (bit offset: 0, bit width: 10) Hysteresis for the slope of the acceleration signal The field hysteresis has the following properties:

Property	Value				
Bitwidth	10				
Sign	unsigned				
Unit	g				
Scaling	512				
Default value	2/512				
Range	Min=0.0, Max=1.998046875				

#### Register (0x07) anymo\_3

**Description:** Configuration of timing related parameters for motion detection

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	0	0	0	0
Value	0	1	1	U	U	U	U	0
Content	wait_time			duration				

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	1	0	1	0
Value	· ·	•	•		_		-	
Content	duration							

• ANYMO\_3.duration: (bit offset: 0, bit width: 13) Minimum duration for which the slope shall be greater than threshold for motion detection The field duration has the following properties:

Property	Value			
Bitwidth	13			
Sign	unsigned			
Unit	S			
Scaling	50			
Default value	0.2			
Range	Min=0.0, Max=163.82			

■ ANYMO\_3.wait\_time: (bit offset: 13, bit width: 3) Wait time for clearing the event after slope is below threshold The field wait\_time has the following properties:

Property	Value			
Bitwidth	3			
Sign	unsigned			
Unit	S			
Scaling	50			
Default value	0.06			
Range	Min=0.0, Max=0.14			

#### Register (0x08) nomo\_1

Description: Configuration of acceleration slope threshold and reference update mode

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	1	0	0	0	0
Content		reserved		acc_re		slope	_thres	

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	1	0	1	0
Content	slope_thres							

- reserved:write 0x0.
- NOMO\_1.slope\_thres: (bit offset: 0, bit width: 12) Maximum slope of acceleration signal for stationary state detection The field slope\_thres has the following properties:

Property	Value				
Bitwidth	12				
Sign	unsigned				
Unit	g				
Scaling	512				
Default value	10/512				
Range	Min=0.0, Max=7.998046875				

• NOMO\_1.acc\_ref\_up: (bit offset: 12, bit width: 1) Mode of the acceleration reference update. Following values can be set to or read from the field acc\_ref\_up:

Value	Description
0b0 (0x0)	On detection of the event
0b1 (0x1)	On update of acceleration signal

The field acc\_ref\_up has the following properties:

Property	Value
Bitwidth	1
Default value	1
Range	Min=0, Max=1

# Register (0x09) nomo\_2

**Description:** Configuration for hysteresis of acceleration slope

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	0	U	0	U	U	U
Content	reserved						hyste	eresis

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	1	0
Content	hysteresis							

- reserved:write 0x0.
- NOMO\_2.hysteresis: (bit offset: 0, bit width: 10) Hysteresis for the slope of the acceleration signal The field hysteresis has the following properties:

Property	Value			
Bitwidth	10			
Sign	unsigned			
Unit	g			
Scaling	512			
Default value	2/512			
Range	Min=0.0, Max=1.998046875			

#### Register (0x0A) nomo\_3

**Description:** Configuration of timing related parameters for stationary detection

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	0	0	0	0
Value	0	1	1	U	U	U	U	0
Content	wait_time			duration				

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	1	0	1	0
Value	· ·	•	•		_		-	
Content	duration							

• NOMO\_3.duration: (bit offset: 0, bit width: 13) Minimum duration for which the slope shall be less than threshold for stationary detection

The field duration has the following properties:

Property	Value			
Bitwidth	13			
Sign	unsigned			
Unit	S			
Scaling	50			
Default value	0.2			
Range	Min=0.0, Max=163.82			

■ NOMO\_3.wait\_time: (bit offset: 13, bit width: 3) Wait time for clearing the event after slope is below threshold The field wait\_time has the following properties:

Property	Value			
Bitwidth	3			
Sign	unsigned			
Unit	S			
Scaling	50			
Default value	0.06			
Range	Min=0.0, Max=0.14			

#### Register (0x0B) flat\_1

**Description:** Settings for maximum tilt angle for flat state, blocking mode and minimum duration in state for event detection

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	1	0	0	0	0	0
Content	hold_time							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	0	0	0	1	0	0	0
Value	1	U	U	U	1	U	U	0
Content	bloc	king	theta					

• FLAT\_1.theta: (bit offset: 0, bit width: 6) Maximum allowed tilt angle for device to be in flat state The field theta has the following properties:

Property	Value			
Bitwidth	6			
Sign	unsigned			
Unit	degrees			
Scaling	64.0			
Default value	20			
Range	Min=0, Max=44.8			
Interpretation	(tan(x))^2			

• FLAT\_1.blocking: (bit offset: 6, bit width: 2) Blocking mode to prevent change of flat status during large movement of device.

Following values can be set to or read from the field blocking:

Value	Description
0b00 (0x0)	Blocking is disabled
0b01 (0x1)	Block if acceleration on any axis is greater than 1.5g
0b10 (0x2)	Block if acceleration on any axis is greater than 1.5g or slope is greater than half of slope_thres
0b11 (0x3)	Block if acceleration on any axis is greater than 1.5g or slope is greater than slope_thres

The field blocking has the following properties:

Property	Value
Bitwidth	2
Default value	2
Range	Min=0, Max=3

• FLAT\_1.hold\_time: (bit offset: 8, bit width: 8) Minimum duration the device shall be in flat position for status to be asserted The field hold\_time has the following properties:

Property	Value			
Bitwidth	8			
Sign	unsigned			
Unit	S			
Scaling	50.0			
Default value	0.64			
Range	Min=0.0, Max=5.10			

#### Register (0x0C) flat\_2

Description: Settings for consecutive sample slope and hysteresis

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	1	0	0	1
Content	hysteresis							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	1	1	0	0	1	1	0	1
Content	slope_thres							

■ FLAT\_2.slope\_thres: (bit offset: 0, bit width: 8) Minimum slope between consecutive acceleration samples to pervent the change of flat status during large movement The field slope\_thres has the following properties:

Property	Value			
Bitwidth	8			
Sign	unsigned			
Unit	g			
Scaling	512			
Default value	0.400390625			
Range	Min=0.0, Max=0.498046875			

• FLAT\_2.hysteresis: (bit offset: 8, bit width: 8) Angle of hysteresis for flat detection. The field hysteresis has the following properties:

Property	Value				
Bitwidth	8				
Sign	unsigned				
Unit	degrees				
Scaling	512				
Default value	2.5				
Range	Min=0, Max=44.8				
Interpretation	((tand(z)^2) - (tand(z - x)^2))/((tand(z)^2) + 1)				

#### Register (0x0D) sigmo\_1

**Description:** Size of the segment for detection of significant motion

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	block_size							

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	1	1	1	1	1	0	1	0	
Content		block_size							

■ SIGMO\_1.block\_size: (bit offset: 0, bit width: 16) Size of the segment for detection of significant motion of the device The field block\_size has the following properties:

Property	Value			
Bitwidth	16			
Sign	unsigned			
Unit	S			
Scaling	50			
Default value	5.0			
Range	Min=0.0, Max=1310.7			

#### Register (0x0E) sigmo\_2

Description: Configuration of minimum value of peak to peak acceleration magnitude and mean crossing rate

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	1	0	0	0	1	0	0
Content		mcr_min						beak_min

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	1	0	0	1	1	0	
Value	•		_			_	_		
Content		peak_2_peak_min							

■ SIGMO\_2.peak\_2\_peak\_min: (bit offset: 0, bit width: 10) Minimum value of the peak to peak acceleration magnitude The field peak\_2\_peak\_min has the following properties:

Property	Value			
Bitwidth	10			
Sign	unsigned			
Unit	g			
Scaling	512			
Default value	38/512			
Range	Min=0.0, Max=1.998046875			

■ SIGMO\_2.mcr\_min: (bit offset: 10, bit width: 6) Minimum number of mean crossing per second in acceleration magnitude

The field mcr\_min has the following properties:

Property	Value
Bitwidth	6
Default value	17
Range	Min=0, Max=63

#### Register (0x0F) sigmo\_3

Description: Configuration of maximum value of peak to peak acceleration magnitude and mean crossing rate

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	0	0	0	1	1	0
Value	U	1	U	U	U	1	1	U
Content		mcr_max						eak_max

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	1	0	1	0	0	1	1	
Content		peak_2_peak_max							

■ SIGMO\_3.peak\_2\_peak\_max: (bit offset: 0, bit width: 10) Maximum value of the peak to peak acceleration magnitude The field peak\_2\_peak\_max has the following properties:

Property	Value		
Bitwidth	10		
Sign	unsigned		
Unit	g		
Scaling	512		
Default value	595/512		
Range	Min=0.0, Max=1.998046875		

■ SIGMO\_3.mcr\_max: (bit offset: 10, bit width: 6) Maximum number of mean crossing per second in acceleration magnitude

The field mcr\_max has the following properties:

Property	Value
Bitwidth	6
Default value	17
Range	Min=0, Max=63

#### Register (0x10) sc\_1

Description: Configuration for step counter watermark and global reset

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		reserved				reset	waterma	ark_level

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	0	0	0	0	
Content		watermark_level							

- reserved:write 0x0.
- SC\_1.watermark\_level: (bit offset: 0, bit width: 10) An interrupt will be triggered every time the difference in number of steps counted from last event is equal to set value. If 0, the interrupt is disabled. The field watermark\_level has the following properties:

Property	Value	
Bitwidth	10	
Sign	unsigned	
Scaling	20	
Default value	0	
Range	Min=0, Max=1023	

• SC\_1.reset\_counter: (bit offset: 10, bit width: 1) Reset the accumulated step count value The field reset\_counter has the following properties:

Property	Value
Bitwidth	1
Sign	unsigned
Default value	0
Range	Min=0, Max=1

#### Register (0x1C) orient\_1

**Description:** Orientation general configuration flags

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	0	1	1	0	0
Value	U	U	1	U	1	1	U	U
Content	hold_time				theta			

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	1	1	1	1	1	1	0	0
Content		theta		bloc	king	mo	de	ud_en

• ORIENT\_1.ud\_en: (bit offset: 0, bit width: 1) Selection of upside down orientation detection Following values can be set to or read from the field ud\_en:

Value	Description
0b0 (0x0)	Disable detection of upside-down position
0b1 (0x1)	Enable detection of upside-down position

#### The field ud\_en has the following properties:

Property	Value
Bitwidth	1
Default value	0
Range	Min=0, Max=1

• ORIENT\_1.mode: (bit offset: 1, bit width: 2) Selection of mode for orientation spread in the detection plane Following values can be set to or read from the field mode:

Value	Description
0b00 (0x0)	Symmetrical spread of area for portrait and landscape orientations
0b01 (0x1)	Area of landscape is more compared to portrait orientation
0b10 (0x2)	Area of portrait is more compared to landscape orientation

#### The field mode has the following properties:

Property	Value
Bitwidth	2
Default value	2
Range	Min=0, Max=2

ORIENT\_1.blocking: (bit offset: 3, bit width: 2) Blocking allows to prevent change of orientation during large movement of device

Following values can be set to or read from the field blocking:

Value	Description
0b00 (0x0)	Blocking is disabled
0b01 (0x1)	Block if acceleration on any axis is greater than 1.5g
0b10 (0x2)	Block if acceleration on any axis is greater than 1.5g or slope is greater than half of slope_thres
0b11 (0x3)	Block if acceleration on any axis is greater than 1.5g or slope is greater than slope_thres

The field blocking has the following properties:

Property	Value
Bitwidth	2
Default value	3
Range	Min=0, Max=3

• ORIENT\_1.theta: (bit offset: 5, bit width: 6) Maximum allowed tilt angle for device to be in flat state The field theta has the following properties:

Property	Value
Bitwidth	6
Sign	unsigned
Unit	degrees
Scaling	64.0
Default value	37.9764794968186
Range	Min=0, Max=44.77442373390876
Interpretation	(tan(x))^2

• ORIENT\_1.hold\_time: (bit offset: 11, bit width: 5) Minimum duration the device shall be in new orientation for change detection The field hold\_time has the following properties:

Property	Value
Bitwidth	5
Sign	unsigned
Unit	S
Scaling	50
Default value	0.1
Range	Min=0.0, Max=0.62

#### Register (0x1D) orient\_2

**Description:** Settings for acceleration slope and hysteresis in orientation detection

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	1	0	0	0	0	0
Content	hysteresis							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	0	0	1	1	0	1
Value	_	_			_	_		_
Content	slope_thres							

• ORIENT\_2.slope\_thres: (bit offset: 0, bit width: 8) Minimum slope between consecutive acceleration samples to prevent the change of orientation during large movement The field slope\_thres has the following properties:

Property	Value		
Bitwidth	8		
Sign	unsigned		
Unit	g		
Scaling	512		
Default value	205/512		
Range	Min=0.0, Max=0.498046875		

• ORIENT\_2.hysteresis: (bit offset: 8, bit width: 8) Hysteresis of acceleration for orientation change detection The field hysteresis has the following properties:

Property	Value		
Bitwidth	8		
Sign	unsigned		
Unit	g		
Scaling	512		
Default value	32/512		
Range	Min=0.0, Max=0.498046875		

### Register (0x1E) tap\_1

Description: Selection of the tap detection axis, gesture reporting approach, detection mode

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	1	1	1	0	1	1	0
Content	mo	de	ma	x_peaks_for_	tap	wait_f	axis	_sel

- reserved:write 0x0.
- TAP\_1.axis\_sel: (bit offset: 0, bit width: 2) Dominant sensing axis of accelerometer along which tap gesture is performed

Following values can be set to or read from the field axis\_sel:

Value	Description
0b00 (0x0)	Use x-axis for tap detection
0b01 (0x1)	Use y-axis for tap detection
0b10 (0x2)	Use z-axis for tap detection

The field axis\_sel has the following properties:

Property	Value
Bitwidth	2
Default value	2
Range	Min=0, Max=2

■ TAP\_1.wait\_for\_timeout: (bit offset: 2, bit width: 1) Perform gesture confirmation with wait time set by max\_gesture\_dur

Following values can be set to or read from the field wait\_for\_timeout:

Value	Description
0b0 (0x0)	Report the gesture when detected
0b1 (0x1)	Report the gesture after confirmation

The field wait\_for\_timeout has the following properties:

Property	Value
Bitwidth	1
Default value	1
Range	Min=0, Max=1

■ TAP\_1.max\_peaks\_for\_tap: (bit offset: 3, bit width: 3) Maximum number of threshold crossing expected around a tap The field max\_peaks\_for\_tap has the following properties:

Property	Value
Bitwidth	3
Default value	6
Range	Min=0, Max=7

■ TAP\_1.mode: (bit offset: 6, bit width: 2) Mode for detection of tap gesture. Default value = Normal. In stable position of device, to improve detection accuracy, sensitive mode can be used. Under noisy scenarios, the false detection can be suppressed with Robust mode

Following values can be set to or read from the field mode:

Value	Description
0b00 (0x0)	Sensitive detection mode
0b01 (0x1)	Normal detection mode
0b10 (0x2)	Robust detection mode

The field mode has the following properties:

Property	Value
Bitwidth	2
Default value	1
Range	Min=0, Max=2

### Register (0x1F) tap\_2

**Description:** Tap detector setting

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	1	0	0	0	0	0	0
Content	max_gesture_dur						tap_pea	ak_thres

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	0	1	0	1	1	0	1	
Content	tap_peak_thres								

■ TAP\_2.tap\_peak\_thres: (bit offset: 0, bit width: 10) Minimum threshold for peak resulting from the tap The field tap\_peak\_thres has the following properties:

Property	Value				
Bitwidth	10				
Sign	unsigned				
Unit	g				
Scaling	512				
Default value	45/512				
Range	Min=0.0, Max=1.998046875				

■ TAP\_2.max\_gesture\_dur: (bit offset: 10, bit width: 6) Maximum duration from first tap within the second and/or third tap is expected to happen The field max\_gesture\_dur has the following properties:

Property	Value			
Bitwidth	6			
Sign	unsigned			
Unit	S			
Scaling	25			
Default value	0.64			
Range	Min=0.0, Max=2.52			

Register (0x20) tap\_3

**Description:** Tap detector setting

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	1	1	0	1	0	0	0
Content	quite_time_after_gesture				m	nin_quite_dur	_between_tap	S

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	1	1	0	0	1	0	0
Content	tap_shock_settling_dur					max_dur_be	tween_peaks	

■ TAP\_3.max\_dur\_between\_peaks: (bit offset: 0, bit width: 4) Maximum duration between positive and negative peaks to tap The field max\_dur\_between\_peaks has the following properties:

Property	Value			
Bitwidth	4			
Sign	unsigned			
Unit	S			
Scaling	200			
Default value	0.02			
Range	Min=0.0, Max=0.075			

■ TAP\_3.tap\_shock\_settling\_dur: (bit offset: 4, bit width: 4) Maximum duration for which tap impact is observed The field tap\_shock\_settling\_dur has the following properties:

Property	Value			
Bitwidth	4			
Sign	unsigned			
Unit	S			
Scaling	200			
Default value	0.03			
Range	Min=0.0, Max=0.075			

■ TAP\_3.min\_quite\_dur\_between\_taps: (bit offset: 8, bit width: 4) Mimimum duration between two consecutive tap impact The field min\_quite\_dur\_between\_taps has the following properties:

Property	Value			
Bitwidth	4			
Sign	unsigned			
Unit	S			
Scaling	200			
Default value	0.04			
Range	Min=0.0, Max=0.075			

■ TAP\_3.quite\_time\_after\_gesture: (bit offset: 12, bit width: 4) Minimum quite duration between two gestures The field quite\_time\_after\_gesture has the following properties:

Property	Value			
Bitwidth	4			
Sign	unsigned			
Unit	S			
Scaling	25			
Default value	0.24			
Range	Min=0.0, Max=0.6			

#### Register (0x21) tilt\_1

Description: Configuration for averaging duration of reference vector and minimum tilt angle

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	1	1	0	1	0	0	1	0
Content	min_tilt_angle							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	1	1	0	0	1	0	0
Content				segme	nt_size			

■ TILT\_1.segment\_size: (bit offset: 0, bit width: 8) Duration for which the acceleration vector is averaged to be reference vector

The field segment\_size has the following properties:

Property	Value
Bitwidth	8
Sign	unsigned
Unit	S
Scaling	50
Default value	2.0
Range	Min=0.0, Max=5.10

■ TILT\_1.min\_tilt\_angle: (bit offset: 8, bit width: 8) Minimum angle by which the device shall be tilted for event detection

The field min\_tilt\_angle has the following properties:

Property	Value
Bitwidth	8
Sign	unsigned
Unit	degrees
Scaling	256
Default value	35.0
Range	Min=0.0, Max=90.0
Interpretation	cos(x)

# Register (0x22) tilt\_2

**Description:** Configuration for averaging of acceleration vector

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	1	1	1	1	0	0	0	0
Content				beta_ac	c_mean			

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	1	1	0	1	0	0	1
Content				beta_ac	c_mean			

■ TILT\_2.beta\_acc\_mean: (bit offset: 0, bit width: 16) Exponential smoothing coefficient for computing low-pass mean of acceleration vector

The field beta\_acc\_mean has the following properties:

Property	Value
Bitwidth	16
Sign	unsigned
Scaling	65536
Default value	2.0
Range	Min=0.0, Max=5.1
Interpretation	exp(2*pi/(50*x))

Register (0x23) alt\_config\_chg

**Description:** Conditions to switch to alternate or user config of the sensors

Bit	15	14	13	12	11	10	9	8		
Read/Write	R	R	R	R	R	R	R	R		
Reset Value	0	0	0	0	0	0	0	0		
Content		reserved								

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value		U	0	U	O	U	O	U
Content	alt_	_conf_user_s	witch_src_sel	ect	alt	t_conf_alt_sw	ritch_src_sele	ect

- reserved:write 0x0.
- ALT\_CONFIG\_CHG.alt\_conf\_alt\_switch\_src\_select: (bit offset: 0, bit width: 4) Selection of int (none = 0, A..I) for switch to alternate configuration mode for both accel and gyro. Invalid values will be ignored and the last valid configuration will remain. Note: Based on the selection in 'alt conf alt switch src select' and 'alt conf user switch src select' the state transition may happen immediately into the selected mode according to the events detected by the feature engine.

Following values can be set to or read from the field alt\_conf\_alt\_switch\_src\_select:

Value	Description
0b0000 (0x0)	None selected
0b0001 (0x1)	Selection of int A for switch of configuration
0b0010 (0x2)	Selection of int B for switch of configuration
0b0011 (0x3)	Selection of int C for switch of configuration
0b0100 (0x4)	Selection of int D for switch of configuration
0b0101 (0x5)	Selection of int E for switch of configuration
0b0110 (0x6)	Selection of int F for switch of configuration
0b0111 (0x7)	Selection of int G for switch of configuration
0b1000 (0x8)	Selection of int H for switch of configuration
0b1001 (0x9)	Selection of int I for switch of configuration

ALT\_CONFIG\_CHG.alt\_conf\_user\_switch\_src\_select: (bit offset: 4, bit width: 4) Selection of interrupt (none = 0, A..I) for switch to user configuration mode for both accel and gyro. Invalid values will be ignored and the last valid configuration will remain. Note: Based on the selection in 'alt\_conf\_alt\_switch\_src\_select' and 'alt\_conf\_user\_switch\_src\_select' the state transition may happen immediately into the selected mode according to the events detected by the feature engine.

Following values can be set to or read from the field alt\_conf\_user\_switch\_src\_select:

Value	Description
0b0000 (0x0)	None selected
0b0001 (0x1)	Selection of int A for switch of configuration
0b0010 (0x2)	Selection of int B for switch of configuration
0b0011 (0x3)	Selection of int C for switch of configuration
0b0100 (0x4)	Selection of int D for switch of configuration
0b0101 (0x5)	Selection of int E for switch of configuration
0b0110 (0x6)	Selection of int F for switch of configuration
0b0111 (0x7)	Selection of int G for switch of configuration
0b1000 (0x8)	Selection of int H for switch of configuration
0b1001 (0x9)	Selection of int I for switch of configuration

#### Register (0x24) st\_result

Description: Self-test (accelerometer and gyroscope) results

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content			·	rese	rved		·	·

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R/W						
Reset Value	0	0	0	0	0	0	0	0
Content	reserved	gyr_dr	gyr_se	gyr_se	gyr_se	acc_se	acc_se	acc_se

- reserved:write 0x0.
- ST\_RESULT.acc\_sens\_x\_ok: (bit offset: 0, bit width: 1) Self-test of accelerometer X-axis
- ST\_RESULT.acc\_sens\_y\_ok: (bit offset: 1, bit width: 1) Self-test of accelerometer Y-axis
- ST\_RESULT.acc\_sens\_z\_ok: (bit offset: 2, bit width: 1) Self-test of accelerometer Z-axis
- ST\_RESULT.gyr\_sens\_x\_ok: (bit offset: 3, bit width: 1) Self-test of gyroscope X-axis
- ST\_RESULT.gyr\_sens\_y\_ok: (bit offset: 4, bit width: 1) Self-test of gyroscope Y-axis
- ST\_RESULT.gyr\_sens\_z\_ok: (bit offset: 5, bit width: 1) Self-test of gyroscope Z-axis
- ST\_RESULT.gyr\_drive\_ok: (bit offset: 6, bit width: 1) Self-test of gyroscope drive

Register (0x25) st\_select

Description: Self-test (accelerometer and gyroscope) type selection

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	1	1
Value								
Content				gyr_st	acc_st			

- reserved:write 0x0.
- ST\_SELECT.acc\_st\_en: (bit offset: 0, bit width: 1) Enable self-test of accelerometer
- ST\_SELECT.gyr\_st\_en: (bit offset: 1, bit width: 1) Enable self-test of gyroscope

Register (0x26) gyr\_sc\_select

Description: Self-calibration (gyroscope only) type selection

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R/W	R/W	R/W
Reset Value	0	0	0	0	0	1	1	1
Content			reserved	apply	offs_en	sens_en		

- reserved:write 0x0.
- GYR\_SC\_SELECT.sens\_en: (bit offset: 0, bit width: 1) Enable gyroscope self-calibration of sensitivity
- GYR\_SC\_SELECT.offs\_en: (bit offset: 1, bit width: 1) Enable gyroscope self-calibration of offset
- GYR\_SC\_SELECT.apply\_corr: (bit offset: 2, bit width: 1) Apply correction of offset and/or sensitivity error calculated by gyroscope self-calibration feature

Register (0x27) gyr\_sc\_st\_conf

Description: Self-calibration (gyroscope only) and self-test (gyroscope only) configuration and result register.

Bit	15	14	13	12	11	10	9	8	
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	1	0	1	1	
Content	reserved	gyr_sc_st	_conf_res		offs_filtercoeff				

Bit	7	6	5	4	3	2	1	0		
Read/Write	R/W	R/W	R	R	R	R	R	R		
Reset Value	0	1	0	0	0	0	0	0		
Content	sens_fil	tercoeff		reserved						

- reserved:write 0x0.
- GYR\_SC\_ST\_CONF.sens\_filtercoeff: (bit offset: 6, bit width: 3) Filter coefficient of low pass filter used during gyroscope sensitivity self-calibration and self-test. Range = 3 to 6. Number of gyroscope samples (@1600Hz) averaged = 2\*(2^(sens\_filtercoeff+2)).
- GYR\_SC\_ST\_CONF.offs\_filtercoeff: (bit offset: 9, bit width: 4) Filter coefficient of low pass filter used during gyroscope offset self-calibration. Range = 3 to 11. Number of gyroscope samples (@1600Hz) averaged = 2^(offs\_filtercoeff+2).
- GYR\_SC\_ST\_CONF.gyr\_sc\_st\_conf\_res: (bit offset: 13, bit width: 2) res

Register (0x28) sc\_st\_value0

**Description:** res

Bit	15	14	13	12	11	10	9	8	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		value							

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	0	0	0	0	
Content		value							

• SC\_ST\_VALUE0.value: (bit offset: 0, bit width: 16) Value

Register (0x29) sc\_st\_value1

**Description:** res

Bit	15	14	13	12	11	10	9	8	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	0	
Content		value							

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	0	0	0	0	
Content		value							

• SC\_ST\_VALUE1.value: (bit offset: 0, bit width: 16) Value

Register (0x2A) sc\_st\_value2

**Description:** res

Bit	15	14	13	12	11	10	9	8	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Value	U	U	U	U	U	U	U	U	
Content		value							

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	0	0	0	0	
Content		value							

• SC\_ST\_VALUE2.value: (bit offset: 0, bit width: 16) Value

Register (0x2B) sc\_st\_value3

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	value							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	value							

• SC\_ST\_VALUE3.value: (bit offset: 0, bit width: 16) Value

Register (0x2C) sc\_st\_value4

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	value							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value								
Content	value							

• SC\_ST\_VALUE4.value: (bit offset: 0, bit width: 16) Value

Register (0x2D) sc\_st\_value5

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	value							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	value							

• SC\_ST\_VALUE5.value: (bit offset: 0, bit width: 16) Value

Register (0x2E) sc\_st\_value6

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	value							

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	0	0	0	0	
Content		value							

• SC\_ST\_VALUE6.value: (bit offset: 0, bit width: 16) Value

Register (0x2F) sc\_st\_value7

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	value							

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	0	0	0	0	
Content		value							

• SC\_ST\_VALUE7.value: (bit offset: 0, bit width: 16) Value

Register (0x30) sc\_st\_value8

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	value							

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	0	0	0	0	
Content		value							

• SC\_ST\_VALUE8.value: (bit offset: 0, bit width: 16) Value

Register (0x31) sc\_st\_value9

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	value							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value								
Content	value							

• SC\_ST\_VALUE9.value: (bit offset: 0, bit width: 16) Value

Register (0x32) sc\_st\_value10

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	value							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value								
Content	value							

• SC\_ST\_VALUE10.value: (bit offset: 0, bit width: 16) Value

Register (0x33) sc\_st\_value11

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	value							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value								
Content	value							

• SC\_ST\_VALUE11.value: (bit offset: 0, bit width: 16) Value

Register (0x34) sc\_st\_value12

**Description:** res

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	reserved		ref_z					_y

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	ref_y					ref_x		

- reserved:write 0x0.
- SC\_ST\_VALUE12.ref\_x: (bit offset: 0, bit width: 5) Reference value for X-axis
- SC\_ST\_VALUE12.ref\_y: (bit offset: 5, bit width: 5) Reference value for Y-axis
- SC\_ST\_VALUE12.ref\_z: (bit offset: 10, bit width: 5) Reference value for Z-axis

# Register (0x35) gyr\_mot\_det

Description: Motion detection threshold common for both gyroscope self-calibration and gyroscope self-test

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	O	U	U	O	U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value								
Content	reserved					slope		

- reserved:write 0x0.
- GYR\_MOT\_DET.slope: (bit offset: 0, bit width: 5) Maximum acceptable acceleration change between two accelerometer samples. Range = 0 to 31. Value = 10mg + slope\*5mg.

Register (0x36) i3c\_tc

Description: I3C time control (TC) settings

Bit	15	14	13	12	11	10	9	8
Read/Write	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	reserved							

Bit	7	6	5	4	3	2	1	0
Read/Write	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content		reserved						

- reserved:write 0x0.
- I3C\_TC.i3c\_tc\_res: (bit offset: 0, bit width: 1) reserved

Register (0x37) sync\_acc\_x

**Description:** Synchronized acceleration sample, x channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	acc_x							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	acc_x							

■ SYNC\_ACC\_X.acc\_x: (bit offset: 0, bit width: 16) Synchronized acceleration sample, x channel in the default axes configuration

Register (0x38) sync\_acc\_y

Description: Synchronized acceleration sample, y channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	acc_y							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	acc_y							

• SYNC\_ACC\_Y.acc\_y: (bit offset: 0, bit width: 16) Synchronized acceleration sample, y channel in the default axes configuration

Register (0x39) sync\_acc\_z

Description: Synchronized acceleration sample, z channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	acc_z							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	acc_z							

■ SYNC\_ACC\_Z.acc\_z: (bit offset: 0, bit width: 16) Synchronized acceleration sample, z channel in the default axes configuration

Register (0x3A) sync\_gyr\_x

**Description:** Synchronized angular rate sample, x channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	gyr_x							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content	gyr_x							

• SYNC\_GYR\_X.gyr\_x: (bit offset: 0, bit width: 16) Synchronized angular rate sample, x channel in the default axes configuration

# Register (0x3B) sync\_gyr\_y

Description: Synchronized angular rate sample, y channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content		gyr_y						

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	U
Content		gyr_y						

• SYNC\_GYR\_Y.gyr\_y: (bit offset: 0, bit width: 16) Synchronized angular rate sample, y channel in the default axes configuration

Register (0x3C) sync\_gyr\_z

Description: Synchronized angular rate sample, z channel in the default axes configuration

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	gyr_z							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	gyr_z							

• SYNC\_GYR\_Z.gyr\_z: (bit offset: 0, bit width: 16) Synchronized angular rate sample, z channel in the default axes configuration

Register (0x3D) sync\_temp

**Description:** description

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content		temp						

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content		temp						

■ SYNC\_TEMP.temp: (bit offset: 0, bit width: 16) Synchronized temperature sample, only available after using bmi3x0\_configure\_enhanced\_flexibility of sensor driver API

Register (0x3E) sync\_time

**Description:** Synchronized time stamp

Bit	15	14	13	12	11	10	9	8
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Value	U	U	U	U	U	U	U	0
Content	time_lsw							

Bit	7	6	5	4	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	0	0
Content	time_lsw							

■ SYNC\_TIME.time\_lsw: (bit offset: 0, bit width: 16) Synchronized time stamp, least significant word

# 7 Digital Interfaces

The device provides one serial interface to the host. It acts as a slave to the host. The serial interface is configurable to the interface protocols SPI, I3C and I2C.

# 7.1 Electrical Specification

By default, the device operates in I<sup>2</sup>C mode. The interface of the device can be configured to operate in a SPI 4-wire configuration as well. It can also be re-configured by software to work in 3-wire mode instead of 4-wire mode. All three possible digital interfaces share partly the same pins. The mapping for the primary interface of device is given in Table 38.

Pin #	Name	I/O Type	Description	in SPI4W	in SPI3W	in I <sup>2</sup> C/I3C
1	SDO	Digital I/O	SDO Serial data output in	SDO	DNC	GND for default I <sup>2</sup> C address
			SPI 4W; I <sup>2</sup> C Address			
			bit-0 select in I <sup>2</sup> C mode			
4	INT1	Digital I/O	Interrupt pin 1	INT1	INT1	INT1
9	INT2	Digital I/O	Interrupt pin 2	INT2	INT2	INT2
12	CSB	Digital in	Chip select for SPI mode	CSB	CSB	VDDIO
13	SCx	Digital in	SCK for SPI serial clock ;	SCK	SCK	SCL
			SCL for I <sup>2</sup> C/ I3C serial			
			clock			
14	SDx	Digital I/O	SDA serial data I/O in	SDI	SDA	SDA
			I <sup>2</sup> C/I3C; SDI serial data			
			input in SPI 4W; SDA			
			serial data I/O in SPI 3W			

Table 38: Pin mapping of the digital interface

In Table 39, the electrical specifications of the interface pins are given.

**Parameter Symbol** Condition Min Typ Max **Units** Pull-up Resistance, CSB pin  $R_{up}$ Internal Pull-up 75 100 140  $k\Omega$ Resistance to **VDDIO** Input Capacitance 5  $C_{in}$ pF I2C Bus Load Capacitance (max. drive capability) 400  $C_{\rm load,I2C}$ pF 13C Bus Load Capacitance (max. drive capability) 10 50 pF  $C_{\rm load,I3C}$ 

Table 39: Electrical specification of the digital interface

# 7.2 Digital Interface Protocols

## 7.2.1 Protocol Selection

The protocol is automatically selected based on the behavior of the signal on the chip select pin CSB after power-up. After soft reset or power-up, the primary interface of the device is in I<sup>2</sup>C mode. If the CSB is connected to VDDIO during power-up and not changed, the primary interface works in I<sup>2</sup>C or I3C mode. The possible switches among the modes on the digital interface are summarized in Table 40.

For using I<sup>2</sup>C and I3C, it is recommended to hard-wire the CSB line to VDDIO. Since power-on-reset is only executed when both VDD and VDDIO are stable, there is no risk of an incorrect protocol detection due to the power-up sequence.

If a rising edge is detected on CSB after power-up, the device interface switches after 200 µs to SPI until a soft reset or until the next power-up occurs. Therefore, a rising edge on CSB is needed before starting the SPI communication. It is recommended to perform a single read from a register, e.g. from CHIP\_ID.chip\_id, before the actual data exchange with the device. Note: the content of the retrieved data will be invalid.

The switch from I<sup>2</sup>C to I3C follows the MIPI I3C<sup>SM</sup> specification. Upon power up, the chip stays in I<sup>2</sup>C mode and once the dedicated Broadcast I3C Address (7'h7E) is seen on the bus, the chip will disable its I<sup>2</sup>C feature and the interface stays in the I3C mode until a soft reset or the next power-up occurs.

Table 40: Protocol Selection for the Digital interface

protocol switch	to I <sup>2</sup> C	to I3C	to SPI
from I <sup>2</sup> C	n/a	Device ID 7E sent	dummy SPI read
from I3C	power-down or soft-reset	n/a	dummy SPI read
from SPI	power-down or soft-reset	power-down or soft-reset	n/a

## 7.2.2 Common specifications

The maximum ratings valid for all serial protocols supported by the device are given in Table 41. For SPI, the additional specifications are given in the corresponding sub-section 7.2.3.

Table 41: Serial interface timings

Parameter	Symbol	Condition	Min	Max	Unit
	f <sub>I3C</sub>	Max. load on SDI or SDO		12.5	MHz
Clock Frequency	f <sub>SPI</sub>	30pF, $V_{\rm DDIO} \geq 1.62 \mathrm{V}$		10	MHz
	$f_{\rm I3C}, f_{\rm SPI}$	$V_{ m DDIO} < 1.62  m V$		8	MHz
Idle time after any access in any mode	$t_{ m IDLE,rd}$		2		$\mu$ s

### 7.2.3 SPI Protocol

The dedicated timing specifications for SPI of the device in addition to Table 41 are stated in Table 42. Figure 29 shows the definition of the SPI timings.

Table 42: SPI timings

Parameter	Symbol	Condition	Min	Max	Units
SCK Low Pulse	t <sub>SCKL</sub>	$V_{ m DDIO} \geq 1.62  m V$	45		ns
SCK High Pulse	t <sub>SCKH</sub>	$V_{ m DDIO} \geq 1.62  m V$	45		ns
SCK Low Pulse	t <sub>SCKL</sub>	$V_{ m DDIO} < 1.62  m V$	66		ns
SCK High Pulse	t <sub>SCKH</sub>	$V_{ m DDIO} < 1.62  m V$	66		ns
SDI Setup Time	t <sub>SDI,setup</sub>		20		ns
SDI Hold Time	t <sub>SDI,hold</sub>		20		ns
SDO Output Delay	$t_{ m SDO,OD}$	Load = 30 $p$ F, $V_{\rm DDIO} \geq 1.62$ V		30	ns
CSB Setup Time	t <sub>CSB,setup</sub>		40		ns
CSB Hold Time	$t_{\rm CSB,hold}$		40		ns




Figure 29: SPI timing diagram

The SPI interface of the device is compatible with two modes:

'00' [CPOL = '0' and CPHA = '0']

'11' [CPOL = '1' and CPHA = '1'].

The automatic selection between '00' and '11' is controlled based on the value of the clock on the SCK pin after a falling edge is detected on the chip select pin CSB.

Two configurations of the SPI interface are supported by the device: 4-wire and 3-wire. The protocol used by both configurations is the same. The device operates in the 4-wire configuration by default. It can be switched to 3-wire configuration by writing 0b1 to IO\_SPI\_IF.spi3\_en. In the 3-wire configuration, the pin SDX is used as the common data pin.

SPI 4-wire the pins CSB (chip select low active), SCX (as SCK for serial clock), SDX (as SDI for serial data input), and SDO (serial data output) are used. The communication starts when CSB is pulled low by the SPI master and stops when CSB is pulled high again. SCK is also controlled by SPI master. SDI and SDO are driven at the falling edge of SCK and should be captured at the rising edge of SCK.

Multiple and single write operations are possible by keeping CSB low and continuing the data transfer. Only the address of the first register has to be sent via SDX. Addresses are automatically incremented after each write access as long as CSB stays active low. The principle of multiple write is shown in Figure 30.




Figure 30: Multiple word write with the SPI protocol (4-wire)

The basic read operation waveform for 4-wire configuration is depicted in Figure 31. Please note, that the first byte received from the device via the SDO line corresponds to a dummy byte and the 2nd byte corresponds to the value read out of the specified register address. That means, for a basic read operation, at least two bytes have to be read and the first byte has to be dropped and all following bytes can be interpreted.




Figure 31: Multiple word read with the SPI protocol (4-wire)

- Address [A6-A0]: address of the first register
- Data k[7:0], Data k[15:8]: when in write mode, these are the data via the SDI, which will be written into the address.
- Data k[7:0], Data k[15:8]: when in read mode, these are the data on the SDO, which are read from the address.

Multiple read operations are possible by keeping CSB low and continuing the data transfer. Only the first register address has to be written. Addresses are automatically incremented after each read access as long as CSB stays active low. Please note that the first byte received from the device via the SDO line corresponds to a dummy byte and the 2nd byte corresponds to the value read out of the specified register address. The successive bytes read out correspond to values of incremented register addresses. That means, for a multiple read operation of n bytes, n+1 bytes have to be read, the first has to be dropped and the successive bytes must be interpreted.

SPI 3-wire the pins CSB (chip select low active), SCX (as SCK for serial clock), and SDX (as SDA for serial data input and output) are used. SCK is controlled by the SPI master. While SCK is pulled high, the communication starts when the CSB is pulled low by the SPI master and stops when CSB is pulled high again. SDX is driven (when used as input of the device) at the falling edge of SCK and should be captured, when used as the output of the device, at the rising edge of SCK.

In a 3-wire configuration, the protocol as such is the same as in a 4-wire configuration. The basic operation for read and write access for 3-wire configuration is depicted in Figures 32 and 33, respectively.




Figure 32: Multiple word write with the SPI protocol (3-wire)




Figure 33: Multiple word read with the SPI protocol (3-wire)

## 7.2.4 I3C Protocol

The device supports the I3C protocol with the features:

- I3C single data rate (SDR) mode with up to 12.5 MHz data rate
- I<sup>2</sup>C compatibility
- In-Band Interrupt (IBI)
- Timing control asynchronous 0 mode
- Timing control synchronous mode

The I3C bus uses the pin SCX as SCL for serial clock and SDX as SDA for serial data input and output for the signal lines. Both lines are connected to VDDIO externally via pull-up resistors so that they are pulled high when the bus is free.

The I3C interface of the device is compatible with the I3C<sup>SM</sup> Improved Inter Integrated Circuit Version 1.0 from 23 December 2016, and the Frequently Asked Questions (FAQ) for MIPI I3C<sup>SM</sup> Version 1.0 from 08 December 2017 available at http://www.mipi.org/specifications/i3c-sensor-specification.

The protocol used on the serial interface for writing data to the device consists of

- write the address byte, and
- then write instantly a sequence of words consisting of two bytes each.

The protocol used on the serial interface for reading data from the device consists of

- write the address byte, and then
- read:
  - two dummy bytes preceding the actual payload, and then instantly
  - the number of desired payload bytes/words.

## 7.2.4.1 I3C Mode<sup>SM</sup>

The timing specification for I3C can be retrieved from the I3C specification refered to above.

**Address Range** The master can assign Dynamic Addresses from an allowed set of values to the device. In addition to the I3C Slave Address Restrictions defined in Table 9 in the section 5.1.2.2.5 of the I3C SM specification "Improved Inter Integrated Circuit Version 1.0 - 23 December 2016", the address 7'h7D is reserved for this device as well.

**Bus Configuration** The I3C protocol uses several identifiers and codes to handle communication between several masters and slaves. For communication with this device, there are defined

- the I3C provisional ID,
- the Device Characteristics Register (DCR),
- the Bus Characteristics Register (BCR), and
- the Mandatory Byte (MDB) for IBIs.

The I3C provisional ID has the value defined in Table 43 where

- Bit 12 is controlled by the level on the SDO pin, that is GND for 0b0 and VDDIO for 0b1
- Bit 13 to 15 are the so-called instance ID and defined as "0b000".

**Byte** Byte 5 Byte 4 Byte 3 Byte 2 Byte 1 Byte 0 Bit of 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 byte Bit of word De-**Bosch** Instance MIPI member ID Device ID Reserved scrip group ID ID tion SDO Bit 0 0000 1 1 1 1 0 0 00000 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 value Hex 0 7 7 0 1 0 4 3 0 0 0 0 or 1 value

Table 43: I3C provisional identifier

The value of the Device Characteristics Register (DCR) is fixed to 0xEF. The value of the Bus Characteristics Register (BCR) is fixed to 0x26. This has the following meanings:

- Bit 5 of the BCR is set to 0b0, that is the device supports solely SDR.
- Bit 2 of the BCR is set to 0b1, that means that an accepted IBI is followed by the so-called mandatory byte. For details on the mandatory byte, please refere to the IBI description in the paragraph 7.2.4.1.

The timing requirement is defined in Table 74 "I3C Open Drain Timing Parameters" and Table 75 "I3C Push-Pull Timing Parameters for SDR and HDR-DDR Modes" in the I3C<sup>SM</sup> specification "Improved Inter Integrated Circuit Version 1.0 – 23 December 2016".

**Read and Write Access** The SDR read and write access follows the I3C specification. In the following examples are given for write operations with Tables. 44 and 45 for single-word and multi-word writes, respectively, and for read operations with Tables. 46 and 47 for single-word and multi-word reads. For the diagrams/tables, the following color coding is applied:

- transfer from the host to the device is indicated by green coloured normal text
- transfer from the device to the host is indicated by orange coloured text in italics
- acknowledgement from the device to the host:
  - with hand-off is indicated by orange coloured text in italics
  - without hand-off is indicated by brown coloured text in italics
- drives from either host or device are indicated by magenta bold text.

In the diagrams, these abbreviations are used:

**S** Start

Sr Repeated start

P Stop

**ACK** Acknowledge

T Transition

For the examples of reading data from the device in Tables. 46 and 47, the stop (P) can be removed and replaced by a repeated start (Sr).

### Table 44: I3C Single-Word Write Operation

E	Broadcast Address		Spe	cified Slave DAA		Register N Address		Register N Data [7:0]		Register N Data [15:8]	]	
S	7'h7E+'0'	ACK	Sr	7'hDAA+'0'	ACK	Address N	Τ	Data N low word	Τ	Data N high word	Т	P/Sr

### Table 45: I3C Multi-Word Write Operation

Br	oadcast Address		Sp	pecified Slave DAA		Register M Address		Register M Data [7:0]		Register M Data [15:8]	]	
S	7'h7E+'0'	ACK	Sr	7'hDAA+'0'	ACK	Address M	Т	Data M low word	Т	Data M high word	Т	•••

		Register N-1 Data [7:0]		Register N-1 Data [15:8]		Register N Data [7:0]		Register N Data [15:8]		
	•••	Data N-1 low word	Т	Data N-1 low word	Т	Data N low word	Т	Data N high word	TP	/Sr

### Table 46: I3C Single-Word Read Operation (Non-Repeated)

Bı	roadcast Address		Sp	ecified Slave DAA	Register N Address				
S	7'h7E+'0'	ACK	Sr	7'hDAA+'0'	ACK	Address N	Т	Р	

Br	roadcast Address		Sp	ecified Slave DAA		dummy byte		dummy byte		
S	7'h7E+'0'	ACK	Sr	7'hDAA+'1'	ACK	0x00	T	0x00	T	

••	Register N Data [7:0]		Register N Data [15:8]		
••	Data N low word	T	Data N high word	T	P/Sr

Table 47: I3C Multi-Word Read Operation (Non-Repeated)

E	Broadcast Address			ecified Slave DAA	<u> </u>				
3	6 7'h7E+'0'	ACK	Sr	7'hDAA+'0'	ACK	Address M	Т	F	)

ı	Broadcast Address	S	pecified Slave DAA		dummy byte		dummy byte		•••	
•	S 7'h7E+'0'	ACK S	r 7'hDAA+'1'	ACK	0x00	T	0x00	T		1

•••	Register M Data [7:0]		Register M Data [15:8]		•••
•••	Data M low word	T	Data M high word	T	•••
•••	Register N-1 Data [7:0]		Register N-1 Data [15:8]		•••
•••	Data N-1 low word	T	Data N-1 high word	T	•••

•••	Register N Data [7:0]		Register N Data [15:8]		
	Data N low word	T	Data N high word	T	P/Sr

In-Band Interrupt The device supports the IBI feature as defined in the section 5.1.6.2 of the I3CSM specification "Improved Inter Integrated Circuit Version 1.0 - 23 December 2016".

Upon power up, the feature is disabled by default. The IBI feature can be enabled by the Common Command Code (CCC) ENEC with the ENINT bit set to 0b1, and can be disabled by the CCC DISEC with the DISINT bit set to 0b1. Please note, that prior to sending the CCC RSTDAA, sending of an IBI by the device has to be disabled by sending the direct CCC DISEC to the device.

If no START is forthcoming within the Bus Available Condition, then the chip will actively pull down the SDA line to issue a START. In case there is an IBI event, the device will emit its address into the arbitrated address header following a START (but not following a repeated START). The payload of the device specific IBI mandatory byte is defined in Table 48.

Table 48: I3C In-band Interrupt Mandatory Byte Payload

Bit	Purpose	Description
0		FIFO Watermark IRQ or'ed with FIFO full IRQ
1	Specific Interrupt Identifier Field	Sample ready IRQs (DRDY) of acceleration, angular rate
	Specific interrupt identifier Field	and temperature or'ed
2		All feature IRQs or'ed
3 4	4	0b00
5 6	Interrupt Group Identifier Field	0b00
7		Defined by I3C

List of Common Command Codes Table 49 lists the Common Command Codes (CCC) supported by the device.

Table 49: Supported I3C Common Command Codes

0x00 0x01 0x02 0x03 0x04	Broadcast Broadcast	MIPI Requires Y	CCC name	Description	Supported
0x01 0x02 0x03 0x04	Broadcast	•	ENICO		
0x02 0x03 0x04			ENEC	enable events command	Y
0x03 0x04	Б 1 .	Υ	DISEC	disable events command	Y
0x04	Broadcast	Υ	ENTAS0	enter activity state 0	Υ
	Broadcast	N	ENTAS1	enter activity state 1	N
OVAE	Broadcast	N	ENTAS2	enter activity state 2	N
0x05	Broadcast	N	ENTAS3	enter activity state 3	N
0x06	Broadcast	Υ	RSTDAA	reset dynamic address assignment	Y
0x07	Broadcast	Υ	ENTDAA	enter dynamic address assignment	Υ
0x08	Broadcast	N	DEFSLVS	define list of slaves	N
0x09	Broadcast	Υ	SETMWL	set max write length	N <sup>7</sup>
0x0A	Broadcast	Υ	SETMRL	set max read length	N <sup>7</sup>
0x0B	Broadcast	N	ENTTM	enter test mode	N
0x20	Broadcast	N	ENTHDR0	enter HDR mode 0	Y <sup>8</sup>
0x21	Broadcast	N	ENTHDR1	enter HDR mode 1	N
	Broadcast	N	ENTHDR2	enter HDR mode 2	N
	Broadcast	N	ENTHDR3	enter HDR mode 3, reserved by MIPI	N
	Broadcast	N	ENTHDR4	enter HDR mode 4, reserved by MIPI	N
	Broadcast	N	ENTHDR5	enter HDR mode 5, reserved by MIPI	N
	Broadcast	N	ENTHDR6	enter HDR mode 6, reserved by MIPI	N
	Broadcast	N	ENTHDR7	enter HDR mode 7, reserved by MIPI	N
	Broadcast	N	SETXTIME	exchange timing information	Y
	Broadcast	N		vendor extension - broadcast CCCs	N
0x7F					
0x80	Direct	Υ	ENEC	enable events command	Y
0x81	Direct	Υ	DISEC	disable events command	Y
0x82	Direct	Υ	ENTAS0	enter activity state 0	Y
0x83	Direct	N	ENTAS1	enter activity state 1	N
0x84	Direct	N	ENTAS2	enter activity state 2	N
0x85	Direct	N	ENTAS3	enter activity state 3	N
0x86	Direct	Υ	RSTDAA	reset dynamic address assignment	Y <sup>9</sup>
0x87	Direct	N	SETDASA	set dynamic address assignment from static	Y
				address	
0x88	Direct	Υ	SETNEWDA	set new dynamic address	Y
0x89	Direct	Υ	SETMWL	set max write length	N <sup>7</sup>
0x8A	Direct	Υ	SETMRL	set max read length	N <sup>7</sup>
0x8B	Direct	Υ	GETMWL	get max write length	N <sup>7</sup>
0x8C	Direct	Υ	GETMRL	get max read length	N <sup>7</sup>
0x8D	Direct	Υ	GETPID	get provisional ID	Y
0x8E	Direct	 Y	GETBCR	get bus characteristics register	Y
0x8F	Direct	Ү	GETDCR	get device characteristics register	Y
0x90	Direct	Ү	GETSTATUS	get device status	Y
0x91	Direct	N .	GETACCMST	get accept mastership	N
0x93	Direct	N	SETBRGTGT	set bridge targets	N
0x94	Direct	N	GETMXDS	get max data speed	N
0x95	Direct	N	GETHDRCAP	get HDR capability	N
0x98	Direct	N	SETXTIME	exchange timing information	Y
0x99	Direct	N	GETXTIME	get timing information	Y
0xE0	Direct	N		vendor extension - direct CCCs	N
0xFE	•				

<sup>©</sup> Bosch Sensortec GmbH 2024 | All rights reserved, also regarding any disposal, exploitation, reproduction, editing, distribution, as well Document number: BST-BMI323-DS000-10 as in the event of applications for industrial property rights

**Master Clock Stalling** The I3C specification defines master clock stalling. This allows the master to stall the clock for at most  $100 \,\mu s$ . After this stall time, the slave may release the bus. The device releases the bus after  $100 \,\mu s$  if a sensor is enabled in the registers ACC\_CONF or GYR\_CONF. In all other cases, the device does not automatically release the bus. In these cases, the watchdog intended for the I²C protocol may be used to detect a master hang situation. If the device drives the SDA line for more than 1.25 or  $40 \, ms$ , the device resets its interface, if the watchdog is enabled in I0\_I2C\_IF. watchdog\_timer\_en. For details on the watchdog, see Section 7.2.4.2.

## 7.2.4.2 I2C Protocol in the I3C Compatibility Mode

The I<sup>2</sup>C interface of the device is compatible with the legacy support of the I<sup>2</sup>C of the standard "I3C<sup>SM</sup> Improved Inter Integrated Circuit Version 1.0" from 23 December 2016, and the "Frequently Asked Questions (FAQ) for MIPI I3C<sup>SM</sup> Version 1.0" from 08 December 2017 available at http://www.mipi.org/specifications/i3c-sensor-specification. The timing specification and diagrams for I<sup>2</sup>C can be retrieved from this specification.

The I3C timing requirements table and I3C Legacy Mode Timing diagram on page in Table 50 and Fig 34 on the next page are Copyright 2016 by MIPI Alliance, Inc. and reprinted with their permission<sup>10</sup>.

Table 50: I2C timings

		Legacy Mode 400kH	z / Fm	Legacy Mode 1MH	z/Fm+	
Parameter	Symbol	Min	Max	Min	Max	Units
SCL clock frequency	$f_{ m SCL}$	0	0.4	0	1.0	MHz
Setup time for a repeated START	t <sub>SU,STA</sub>	600	_	260	_	ns
Hold time for a (repeated) START	t <sub>HD,STA</sub>	600	_	260	_	ns
SCL clock low period	t <sub>LOW</sub>	1300	_	500	_	ns
SCL clock low period	t <sub>DIG,L</sub>	$t_{\rm LOW}$ + $t_{\rm rCL}$	_	$t_{LOW} + t_{rCL}$	_	ns
SCL clock high period	t <sub>HIGH</sub>	600	_	260	_	ns
SOL Clock High period	$t_{ m DIG,H}$	$t_{\rm HIGH} + t_{\rm rCL}$	_	$t_{\rm HIGH} + t_{\rm rCL}$	_	ns
Data setup time	t <sub>SU,DAT</sub>	100	_	50	_	ns
Data hold time	t <sub>HD,DAT</sub>	_	_	_	_	ns
SCL signal rise time	$t_{ m rCL}$	20	300	_	120	ns
SCL signal fall time	$t_{ m fCL}$	$20 \cdot \left(\frac{V_{\text{DDIO}}}{5.5\text{V}}\right)$	300	$20 \cdot \left(\frac{V_{\text{DDIO}}}{5.5\text{V}}\right)$	120	ns
SDA signal rise time	$t_{ m rDA}$	20	300	_	120	ns
SDA signal fall time	$t_{ m fDA}$	$20 \cdot \left(\frac{V_{\text{DDIO}}}{5.5\text{V}}\right)$	300	$20 \cdot \left(\frac{V_{\text{DDIO}}}{5.5\text{V}}\right)$	120	ns
Setup time for STOP	t <sub>SU,STO</sub>	600	_	260	_	ns
Bus free time between	t <sub>BUF</sub>	1.3	_	0.5	_	$\mu$ s
a STOP condition and a						
START condition						
Pulse width of spikes	t <sub>SPIKE</sub>	0	50	0	50	$\mu$ s
that the spike filter must						
suppress						

<sup>&</sup>lt;sup>7</sup>These features are optional for the slave, see section Section 5.1.9.3.5 "Set/Get Max Write Length" in the MIPI I3C<sup>SM</sup> specification "Improved Inter Integrated Circuit Version 1.0 - 23 December 2016".

<sup>&</sup>lt;sup>8</sup>ENTHDR0 is recognized, but the device does not support HDR operations.

<sup>&</sup>lt;sup>9</sup>Prior to sending the CCC RSTDAA, sending of an IBI by the device has to be disabled by sending the direct CCC DISEC to the device.

<sup>&</sup>lt;sup>10</sup>This material may not be disclosed, reproduced or used for any purpose other than as needed to support the use of the products of Bosch Sensortec GmbH. MIPI provides all such material on an AS IS basis, without warranty of any kind.




Figure 34: I2C timing diagram

Following the compatible mode defined in the I3C specification, the device supports fast mode (400 kHz fm) and fast mode plus (1 MHz Fm+). Only the 7-bit address mode is supported.

The default I<sup>2</sup>C legacy address of the device is 7h'0b1101000 (0x68). It is used if the SDO pin is pulled to 'GND'. The alternative address 7h'0b1101001 (0x69) is selected by pulling the SDO pin to 'VDDIO'.

The I2C legacy protocol works as follows:

**START:** Data transmission on the bus begins with a high to low transition on the SDA line while SCL is held high (start condition (S) indicated by I<sup>2</sup>C bus master). Once the START signal is transferred by the master, the bus is considered busy.

**STOP:** Each data transfer should be terminated by a Stop signal (P) generated by master. The STOP condition is a low to high transition on SDA line while SCL is held high.

**ACKNOWLEDGE:** Each byte of data transferred must be acknowledged. It is indicated by an acknowledge bit sent by the receiver. The transmitter must release the SDA line (no pull down) during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

A START immediately followed by a STOP (without SCL toggling from 'VDDIO' to 'GND') is not supported. If such a combination occurs, the STOP is not recognized by the device. In the following diagrams/tables, these abbreviations are used:

**S** Start

P Stop

**ACK** Acknowledge

RW Read / Write

In the diagrams/tables, a transfer from the host to the device is indicated by green coloured normal text while transfer from the device to the host is indicated by orange coloured text in italics.

I<sup>2</sup>C write access I<sup>2</sup>C write access can be used to write a data word in one sequence.

The sequence begins with start condition generated by the master, followed by 7 bits slave address and a write bit (RW = 0). The slave sends an acknowledge bit (ACK = 0) and releases the bus. Then the master sends the one byte register address. The slave again acknowledges the transmission and waits for the two times 8 bits of data which shall be written to the specified register address. After the slave has acknowledged the data bytes, the master generates a stop signal and terminates the writing protocol. An example of an I<sup>2</sup>C write access is stated in Table 51.

Table 51: I2C Single-Word Write Operation

Start Slave Address RW	ACK	Register M	Address (0x38)	ACK	Register M Dat	a [7:0]	ACK	Register M Da	ta [15:8]	ACK	Stop
S 1101000000	0 X	0 1 1 1 0 0	0	0	1 1 0 1 0 1 0	1	0	0010101	0	0	Р

Multi-word writes are supported without restriction on normal registers with auto-increment as well as on special registers with address trap. An example of an I2C multi-word write access is stated in Table 52.

Table 52: I2C Multi-Word Write Operation

Start	Slave Address	RW	ACK		Register M	Address	(0x38)	ACK	Register	M Data	a [7:0]	ACK	Register	M Data	[15:8]	ACK	
S	1101000	0	0	Χ	0 1 1 1 0 0	0		0	1 1 0 1 0	10	1	0	00101	0 1	0	0	

ı	Register	N D	ata [7:0]	ACK	R	e	gis	ste	er	N	D	ata [15:8]	ACK	Stop
L	10101	0 1	0	0	0	1	0	1	0	1	0	1	0	Р

I<sup>2</sup>C read access I<sup>2</sup>C read access can be used to read one or multiple data bytes or words in one sequence.

A read sequence consists of a one-byte I2C write phase followed by the I2C read phase to read a single byte, a single 16bit word of two bytes or multiple 16bit words. The two parts of the transmission must be separated by a repeated start condition (S). The I2C write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (RW = 1). Then, the master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A non-ACK by the master (NACKM) (ACK = 1) from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission. The register address is automatically incremented and, therefore, more than one word can be sequentially read out. Once a new data read transmission starts, the start address will be set to the register address specified since the latest I2C write command. By default the start address is set at 0x00. In this way repetitive reads of words from the same starting address are possible.

An example of an I<sup>2</sup>C single-word read access with Repeated Start is provided in Table 53.

Table 53: I2C Single-Word Read Operation

Start	SI	a١	ve	: <i>A</i>	١d	dr	ess	RW	ACK		R	e	gis	te	r	N	Address	(0x38)	ACK
S	1	1	0	1	0	0	0	0	0	Χ	0	1	1	1	0	0	0		0

Start	Slave Addr	ess	RW	ACK	dummy byte	ACK	dummy byte	ACK	
Sr	1 1 0 1 0 0	0	1	0	00000000	0	00000000	0	

	Register N Data [7:0]	ACK	Register N Data [15:8]	ACK	Stop
L	X X X X X X X X X	0	x x x x x x x x	1	Р

A further example of an I2C single byte read access with Repeated Start is provided in Table 54.

Table 54: I2C Single Byte Read Operation

ſ	Start	Slave	e A	dc	lre	ss	RW	ACK		R	e	gis	ite	er	N	Address (0x38)	ACK
	S	1 1 0	1	0	)	0	0	0	X	0	1	1	1	0	0	0	0

S	Start	Slave	Addr	ess	RW	ACK	dummy byte	ACK	d	ummy byte	ACK	
	Sr	1 1 0	100	0	1	0	0 0 0 0 0 0 0 0	0	0	0000000	0	

			R	eg	gis	te	r	N Data [7:0]	ACK	Stop
L	X	X	X	X	X	X	X	X	1	Р

In order to prevent the I2C slave of the device to lock-up the I2C bus, a watchdog timer (WDT) is implemented. The WDT observes internal I2C signals and resets the I2C interface if the bus is locked-up by the BMI323. The activity and the timer period of the WDT can be configured through the bits IO\_I2C\_IF.watchdog\_timer\_en and IO\_I2C\_IF.watchdog\_timer\_sel.

An example of an I<sup>2</sup>C read access for multiple words with Repeated Start is given in Table. 55.

Table 55: I2C Multi-Word Read Operation (with Repeated Start)

												-	_				Address (0x38)	ACK
S	1	1	0	1	0	0	0	0	0	X	0	1	1	1	0	0	0	0

Start	Slave Address	RW	ACK	dummy byte	ACK	dummy byte	ACK	
Sr	1 1 0 1 0 0 0	1	0	0 0 0 0 0 0 0	0	00000000	0	·

	Register M Data [7:0]	ACK	Register M Data [15:8] ACK
L	x x x x x x x x x	0	x x x x x x x x x 0

•••	Register N Data [7:0]	ACK Register N Data [15:8] AC	K Stop
	x x x x x x x x x	0	) P

# 7.3 Digital communication

**Communication Access Restriction** In order to allow for the correct internal synchronization of data written to or read from the device, certain access restrictions apply for consecutive write accesses or a write/read sequence through the I3C and I<sup>2</sup>C interface as well as the SPI. The required waiting period depends on the operation mode of the device: In high-performance and normal mode an interface idle time of at least 2 μs, for suspend mode an idle time of 450 μs is required.

As illustrated in Figure 35, an interface idle time of at least 2  $\mu$ s is required following an operation when the device operates in any mode.

### X-after-Write





Figure 35: Post-Write Access Timing Constraints

#### **Pin Out and Connection Diagrams** 8


# 8.1 Pin Out

The Figures 36 and 37 shows the pin-out of the device from top and bottom view, respectively.



Pin-out top view

Figure 36: Pin-out: top view



Pin-out bottom view

Figure 37: Pin-out: bottom view

The Table 56 details the pin out and the connections of the individual pins of the device.

Table 56: Pin-out and pin connections

Pin #	Name	I/O Type	Description	Connect to					
				in SPI 4w	in SPI 3w	in I <sup>2</sup> C/I3C			
1	SDO	Digital I/O	SDO Serial data output in SPI 4W	SDO	DNC	GND for default I <sup>2</sup> C address			
			I <sup>2</sup> C Address bit-0 select in I <sup>2</sup> C mode						
2	NC	Digital I/O			do n	ot connect			
3	NC	Digital I/O			do n	ot connect			
4	INT1	Digital I/O	Interrupt pin 1	INT1	INT1	INT1			
5	VDDIO	Supply	Digital I/O supply voltage 1.08V3.63V	VDDIO	VDDIO	VDDIO			
6	GNDIO	Ground	Ground for I/O	GNDIO	GNDIO	GNDIO			
7	GND	Ground	Ground for digital & analog	GND	GND	GND			
8	VDD	Supply	Power supply analog & digital domain 1.71V3.63V	VDD	VDD	VDD			
9	INT2	Digital I/O	Interrupt pin 2	INT2	INT2	INT2			
10	NC				do n	ot connect			
11	NC				do n	ot connect			
12	CSB	Digital in	Chip select for SPI mode	CSB	CSB	VDDIO			
13	SCx	Digital in	SCK for SPI serial clock SCL for I <sup>2</sup> C serial clock	SCK	SCK	SCL			
14	SDx	Digital I/O	SDA serial data I/O in I <sup>2</sup> C/I3C	SDI	SDIO	SDA			
			SDI serial data input in SPI 4-wire SDA serial data I/O in SPI 3-wire						

#### **Connection Diagrams** 8.2

It is recommended to use 100nF capacitors for decoupling at pin 5 (VDDIO) and pin 8 (VDD).




Figure 38: 4-wire SPI connection




Figure 39: 3-wire SPI connection




Figure 40: I3C connection




Figure 41: I<sup>2</sup>C connection

# **Package**

#### 9.1 Sensing Axis Orientation

If the sensor is accelerated and/or rotated in the indicated directions, the corresponding channels of the device will deliver a positive acceleration and/or yaw rate signal (dynamic acceleration). If the sensor is at rest without any rotation and the force of gravity is acting contrary to the indicated directions, the output of the corresponding acceleration channel will be positive and the corresponding gyroscope channel will be "zero" (static acceleration).

Example: if the sensor is at rest or at uniform motion in a gravity field according to the figure given below, the output signals are:

- $\pm 0g$  for the  $a_x$  accelerometer channel and  $\pm 0^{\circ}/s$  for the  $\Omega_x$  gyroscope channel
- $\pm 0g$  for the  $a_v$  accelerometer channel and  $\pm 0^{\circ}/s$  for the  $\Omega_v$  gyroscope channel
- +1g for the  $a_z$  accelerometer channel and  $\pm 0^{\circ}/s$  for the  $\Omega_z$  gyroscope channel




Figure 42: Definition of the sensing axes orientation for the raw device

For reference, Figure 43 below shows the smartphone device orientation with an integrated device.

Sensor Orientation (gravity vector ↓)	•	•	•	•	upri <u>e</u> ht	tdginqu
Output Signal X	0 g / 0 LSB	+1 g / +4096 LSB	0g/0LSB	-1 g / -4096 LSB	0g/0 LSB	0 g / 0 LSB
Output Signal Y	-1 g / -4096 LSB	0 g / 0 LSB	+1 g / +4096 LSB	0 g/0 LSB	0 g / 0 LSB	0 g / 0 LSB
Output Signal Z	0 g / 0 LSB	+1 g / +4096 LSB	-1 g / -4096 LSB			

Table 57: Output value corresponding to device orientation




Figure 43: Definition of the sensing axes orientation within a device

Table 57 lists all corresponding output signals on X, Y, and Z while the sensor is at rest or at uniform motion in a gravity field under assumption of a ±8g range setting, a 16 bit resolution, and a top down gravity vector as shown above.

If the sensor axes coordinates do not match the axes coordinates of the platform, then a remapping of the axis is required. For the accelerometer and gyroscope data, the axes remapping may be done by the sensor internal axis remapping feature, see Section 5.11, or may be implemented in the driver of the application processor. To ensure expected function of the advanced features according to the desired coordinate system, the remapping of the axes as described in Section 5.11.

## 9.2 Dimensions

Figure 44 depicts the view from the top and the side of the package. The bottom view of the package is shown in Figure 45.




Figure 44: Dimensions from top and side view




Figure 45: Dimensions from bottom view

Please note, that the Pin 1 marker must not be electrically connected.

# 9.3 Landing Pattern Recommendation

Figure 46 provides the recommendation for the landing pads to ensure maximum stability of the solder connections. The Pin 1 marker must not be electrically connected. Vias underneath the package have to be avoided.




Figure 46: Landing pattern

#### Marking 9.4

# Mass Production

Labeling	Symbol	Name	Remark
	V	Product Identifier	One alphanumeric digit, fixed to "A" to identify the product
	L	Internal Code	1 alphanumeric digit, fixed to "L", "N" or "Y", internal use only
CCC	CCC	Counter ID	Tracing identification by three alphanumeric digits
	•	Pin 1	ldentifier on top side

# **Engineering Samples**

Labeling	Symbol	Name	Remark
	V	Product Identifier	One alphanumeric digit, fixed to "A" to identify the product
● VL	L	Internal Code	1 alphanumeric digit, fixed to "E", internal use only
	CCC	Counter ID	Tracing identification by three alphanumeric digits
	•	Pin 1	Identifier on top side

#### 9.5 Soldering Guidelines

The moisture sensitivity level of the device corresponds to JEDEC Level 1, see also

- IPC/JEDEC J-STD-020E "Joint Industry Standard: Moisture/Reflow Sensitivity Classification for non-hermetic Solid State Surface Mount Devices"
- IPC/JEDEC J-STD-033D "Joint Industry Standard: Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices"

Both documents are available on the JEDEC website https://www.jedec.org/.

The sensor fulfills the lead-free soldering requirements of the above-mentioned IPC/JEDEC standard, that means reflow soldering with a peak temperature  $T_{\rm p}$  up to 260°C.

# 9.6 Handling Instructions

Micromechanical sensors are designed to sense acceleration with high accuracy even at low amplitudes and contain highly sensitive structures inside the sensor element. The MEMS sensor can tolerate mechanical shocks up to several thousand g. However, these limits might be exceeded in conditions with extreme shock loads such as e.g. hammer blow on or next to the sensor, dropping of the sensor onto hard surfaces etc.

We recommend to avoid accelerations beyond the specified limits during transport, handling and mounting of the sensors in a defined and qualified installation process.

This device has built-in protections against high electrostatic discharges or electric fields (e.g. 2kV HBM); however, antistatic precautions should be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

#### **Environmental Safety** 9.7

The BMI323 meets the requirements of the EC restriction of hazardous substances (RoHS) directive, see also:

RoHS-Directive 2011/65/EU and its amendments, including the amendment 2015/863/EU, on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

Halogen content The device is halogen-free. For more details on the corresponding analysis results please contact your Bosch Sensortec representative.

Internal package structure Within the scope of Bosch Sensortec's ambition to improve its products and secure the mass product supply, Bosch Sensortec qualifies additional sources (e.g. 2nd source) for the package of the device.

While Bosch Sensortec took care that all of the package parameters as described above are 100% identical for all sources, there can be differences in the chemical content and the internal structure between the different package sources.

However, as secured by the extensive product qualification process of Bosch Sensortec, this has no impact to the usage or to the quality of the device.

# 10 Legal Disclaimer

# i. Engineering samples

Engineering Samples are marked with an asterisk (\*), (E) or (e). Samples may vary from the valid technical specifications of the product series contained in this data sheet. They are therefore not intended or fit for resale to third parties or for use in end products. Their sole purpose is internal client testing. The testing of an engineering sample may in no way replace the testing of a product series. Bosch Sensortec assumes no liability for the use of engineering samples. The Purchaser shall indemnify Bosch Sensortec from all claims arising from the use of engineering samples.

## ii. Product use

Bosch Sensortec products are developed for the consumer goods industry. They may only be used within the parameters of this product data sheet. They are not fit for use in life-sustaining or safety-critical systems. Safety-critical systems are those for which a malfunction is expected to lead to bodily harm, death or severe property damage. In addition, they shall not be used directly or indirectly for military purposes (including but not limited to nuclear, chemical or biological proliferation of weapons or development of missile technology), nuclear power, deep sea or space applications (including but not limited to satellite technology).

Bosch Sensortec products are released on the basis of the legal and normative requirements relevant to the Bosch Sensortec product for use in the following geographical target market: BE, BG, DK, DE, EE, FI, FR, GR, IE, IT, HR, LV, LT, LU, MT, NL, AT, PL, PT, RO, SE, SK, SI, ES, CZ, HU, CY, US, CN, JP, KR, TW. If you need further information or have further requirements, please contact your local sales contact.

The resale and/or use of Bosch Sensortec products are at the purchaser's own risk and his own responsibility. The examination of fitness for the intended use is the sole responsibility of the purchaser.

The purchaser shall indemnify Bosch Sensortec from all third party claims arising from any product use not covered by the parameters of this product data sheet or not approved by Bosch Sensortec and reimburse Bosch Sensortec for all costs in connection with such claims.

The purchaser accepts the responsibility to monitor the market for the purchased products, particularly with regard to product safety, and to inform Bosch Sensortec without delay of all safety-critical incidents.

### iii. Application examples and hints

With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Bosch Sensortec hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights or copyrights of any third party. The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. They are provided for illustrative purposes only and no evaluation regarding infringement of intellectual property rights or copyrights or regarding functionality, performance or error has been made.

#### **Document History and Modifications 11**

Table 58: Change log

Rev No	Chapter	Description of modification/changes	Date
1.0	all	Initial release	Feb 7th, 2022
	1, 5.8.1	Details on target applications	
	2	Corrected units for accelerometer TCO and ODR accuracy, gyro	
		ZRO over PCB strain; Conversion factor in gyro non-linearity	
	5, 7	Align namings of registers and fields with chapter 6	
	5.5	Information in Table 10 aligned with specification chapter 2	
1.1	5.6	Added for low-power operation modes the allowed averaging vs	Con 15th 2022
1.1		ODR	Sep 15th, 2022
	5.10	Section added for the auto-operation mode change	
	5.11, 5.12, 5.13,	Additional info and explanatory figures for textual descriptions	
	5.15		
	6.1.2	Detailing on chip id register content	
	6.2.2	Replace generic texts by value specific documentation	
		Provide reserved values used by the sensor API	
	7.2	Detailing of data transfer with I3C, I <sup>2</sup> C and SPI	
	9.1	Added Table "Output value corresponding to device orientation"	
		Caption for landing pattern figure	
		Document number updated to BST-BMI323-DS000-07	
	5.12	Update of sensor internal compensation of offset/sensitivity-error	
1.2	6.2	Update of the extended register map following the change in	Jan 25th, 2023
		Chapter 5.12	
		Document number updated to BST-BMI323-DS000-08	
	5.6.3	Updated minimum increment of the timer per LSB and Table 15	
1.3	5.7.1	Added Table 17	June 14th, 2023
1.5	6.1	Added SENSOR_TIME_0 and SENSOR_TIME_1 register content	Julie 14(11, 2023
		Document number updated to BST-BMI323-DS000-09	
	5.12	Additional info about user offset and sensitivity error before each	
		self-calibration execution	
	5.5	Corrected Table 10 Power Operation Modes configuration to be	
		consistent with the definition in memory map	
1.4	6.2	Set step counter registers as reserved	Jan 30th,2024
	6.2.2	Added detailed info for alt_config_chg register	
	7.2.4.1	Corrected Table 46 RnW bit	
	7.2.4.1	Corrected title of Table 46 and Table 47	
	7.2.4.2	Removed stop/start for I2C reads and replaced by repeated start	
	7.2.4.2	Updated correct I2C address in the figures/tables describing the	
		read/write command	_
		Document number updated to BST-BMI323-DS000-10	

# **Bosch Sensortec GmbH**

Gerhard-Kindler-Strasse 9 72770 Reutlingen / Germany

contact@bosch-sensortec.com www.bosch-sensortec.com

Modifications reserved

Document number: BST-BMI323-DS000-10